13
DOC-USR-0264-02
____________________________________________________________________________________
Z3 Technology, LLC
♦
100 N. 8th St. STE 250
♦
Lincoln, NE 68508-1369 USA
♦
+1.402.323.0702
7.0
UART AND RS-485 PIN-OUTS
The UART interface, connector J5, connects to /dev/ttyS1 (RS232) and /dev/ttyS4 (RS485/RS422). See
figure below:
Figure 4 UART J5 pin-outs
8.0
THERMAL MANAGEMENT
The Z3-FVXK-13A-RPS system is comprised of a CPU module board, one Application board which contains the
hardware implementation of the input and output circuits and one Connector board which contains the
major I/O jacks such as Ethernet and power jacks.
The system requires that heat is removed from the CPU chip on the module board and from the FPGA chip
on the Application board and dissipated into the environment in order to maintain its operating temperature
specification. It may be necessary to also remove heat from other components on the module or application
boards depending on the environmental requirements of the final application. Keeping the CPU and FPGA
chips within their allowed operating temperatures is critical for the operation of the encoder system.
The system designer is responsible for implementing the cooling mechanisms necessary for any given
application.
RS485 A
RS485 B
RS422 Z
RS422 Y
GND
RS232 RX
RS232 TX
