82
RabbitCore RCM3200
Quad Decode Control
Register
QDCR
Address = 10010001 (0x91)
Bit
Value
Description
7:6
0x
Disable Quadrature Decoder 2 inputs. Writing a new
value to these bits will not cause Quadrature
Decoder 2 to increment or decrement.
10
Quadrature Decoder 2 inputs from Port F bits 3 and
2.
11
Quadrature Decoder 2 inputs from Port F bits 7 and
6.
5:4
xx
These bits are ignored.
3:2
0x
Disable Quadrature Decoder 1 inputs. Writing a new
value to these bits will not cause Quadrature
Decoder 1 to increment or decrement.
10
Quadrature Decoder 1 inputs from Port F bits 1 and
0.
11
Quadrature Decoder 1 inputs from Port F bits 5 and
4.
1:0
0
Quadrature Decoder interrupts are disabled.
1
Quadrature Decoder interrupt use Interrupt Priority
1.
10
Quadrature Decoder interrupt use Interrupt Priority
2.
11
Quadrature Decoder interrupt use Interrupt Priority
3.
Quad Decode Count Register
QDC1R
Address = 10010100 (0x94)
(QDC2R)
Address = 10010110 (0x96)
Bit(s)
Value
Description
7:0
read
The current value of the Quadrature Decoder
counter is reported.
Table F-5. Quadrature Decoder Registers (continued)
Register Name
Mnemonic
Address
Summary of Contents for RabbitCore RCM3200
Page 1: ...RabbitCore RCM3200 C Programmable Module with Ethernet User s Manual 019 0118 020923 A ...
Page 8: ...4 RabbitCore RCM3200 ...
Page 20: ...16 RabbitCore RCM3200 ...
Page 44: ...40 RabbitCore RCM3200 ...
Page 70: ...66 RabbitCore RCM3200 ...
Page 76: ...72 RabbitCore RCM3200 ...
Page 88: ...84 RabbitCore RCM3200 ...
Page 92: ......