Wolfson WM894 -6229-CS36-M-REV1 Series Manual Download Page 1

w

WM894x-6229-CS36-M-REV1

Example Configurations 

 

WOLFSON MICROELECTRONICS plc

 

 

To receive regular email updates, sign up

 at 

http://www.wolfsonmicro.com/enews

 

 August 2009,  Rev 1.0 

Copyright 

©

2009 Wolfson Microelectronics plc

 

DOC TYPE: 

EXAMPLE CONFIGURATIONS 

BOARD REFERENCE: 

WM8944-6229-CS36-M-REV1, WM8945-6229-CS36-M-REV1,  
WM8946-6229-CS36-M-REV1, WM8948-6229-CS36-M-REV1 

BOARD TYPE: 

Customer Mini Board 

WOLFSON DEVICE(S): 

WM8944, WM8945, WM8946, WM8948 

DATE: 

August 2009 

DOC REVISION: 

Rev 1.0 

INTRODUCTION 

This is generic document that can be used for any of the available Customer Mini Boards for 
WM8944, WM8945, WM8946, WM8948 Wolfson CODECs referred to in this document as WM894x-
6229-CS36-M-REV1. The WM894x-6229-CS36-M-REV1 Customer Mini Boards are compatible with 
the 6229-EV1 customer evaluation board and together provide a complete hardware platform for 
evaluation of the WM8944, WM8945, WM8946, WM8948 CODECs. The WM894x-6229-CS36-M-
REV1 Customer Mini Board can also be used independently and connected directly to a processor 
board using flying wires or appropriate headers. This document will cover both options, but 
performance data will be based on the Wolfson system with 6229-EV1 motherboard. Configurations 
covered are listed below: 

 

DAC to LINEOUTL and LINEOUTR 

 

DAC to SPKOUT (8R BTL) 

 

IN1L, IN1R to ADC 

 

IN1L, IN2L, IN1R, IN2R to ADC (Diff) 

 

AUX1, AUX2 to ADC 

 Video 

Buffer 

This document should be used as a starting point for evaluation of WM8944, WM8945, WM8946, 
WM8948 CODECs but it will not cover every possible configuration. Different versions of the device 
may not support all of the configurations shown, e.g. WM8944 Mono version has only left channel 
MIC inputs and LINEOUT. This document relates to the WM8948 but shows the setup options for 
other devices where appropriate. 

Assumptions: 

1.  The user is familiar with the 6229-EV1 main board and that the board is configured 

correctly for the path of interest (see related documents below). 

2.  The user has setup WISCE as per instruction and has control of the CODEC (register 

settings provided in this document). 

Related documents: 

1.  WM8944-6229-CS36-M-REV1 Schematic and Layout.pdf,  WM8945-6229-CS36-M-REV1 

Schematic and Layout.pdf, WM8946-6229-CS36-M-REV1 Schematic and Layout.pdf, 
WM8948-6229-CS36-M-REV1 Schematic and Layout.pdf. 

2. 

6229-EV1-REV2 Schematic and Layout.pdf 

3. 

WISCE Quick Start Guide.pdf 

For the configurations in this document, the audio interface is connected to the main board through 
the S/PDIF ELECTRICAL IN and S/PDIF OPTICAL OUT connectors. All control signals for the 
device are using the 2-wire interface through the USB interface. All setup files are for 48kHz sample 
frequency using a reference MCLK frequency of 12.288MHz. The internal FLL is used to generate 
SYSCLK=512fs.

 

Summary of Contents for WM894 -6229-CS36-M-REV1 Series

Page 1: ...SPKOUT 8R BTL IN1L IN1R to ADC IN1L IN2L IN1R IN2R to ADC Diff AUX1 AUX2 to ADC Video Buffer This document should be used as a starting point for evaluation of WM8944 WM8945 WM8946 WM8948 CODECs but...

Page 2: ...F CONTENTS 2 BOARD CONFIGURATION STAND ALONE 3 CONNECTION DIAGRAM 3 I O TABLE 5 BOARD CONFIGURATION WITH 6229 EV1 MAIN BOARD 6 DAC TO LINEOUTL AND LINEOUTR 6 DAC TO SPKOUTR 8R BTL 9 IN1L IN1R TO ADC 1...

Page 3: ...ted headers This section will detail important considerations and provide all information required to do this without risking damage to the device CONNECTION DIAGRAM Figure 1 to 4 below shows the conn...

Page 4: ...WM894x 6229 CS36 M REV1 Customer Information w August 2009 Rev 1 0 Customer Information 4 Figure 3 WM8945 Stand Alone Board Configuration Figure 4 WM8944 Stand Alone Board Configuration...

Page 5: ...RCLK H3 pin 8 Audio interface left right clock DACDAT H3 pin 4 DAC digital audio data ADCDAT H3 pin 6 ADC Digital Microphone digital audio data Analogue Inputs IN1L DMICDAT H2 pin 14 Left input 1 Digi...

Page 6: ...29 CS36 M REV1 Customer Mini Board in combination with the 6229 EV1 main board This system is the reference platform for measurement data contained in this document Please note that only a limited num...

Page 7: ...ATA VALUE HEX COMMENT 0x00 0x0000 Reset 0x02 0x000D Enable Master Bias and VMID buffer 0x07 0x001D Enable VMID set sample rate to 48kHz 0x35 0x8007 Enable LDO 0x31 0x0008 LINEOUT L Mixer selects DACL...

Page 8: ...e rate to 48kHz 0x35 0x8007 Enable LDO 0x31 0x0008 LINEOUT L Mixer selects DACL to LINEOUTL 0x03 0x4331 Enable LINEOUTL and Left DAC 0x15 0x0010 Enable DAC Auto mute 0x08 0x0101 MCLK 12 288MHz SYSCLK...

Page 9: ...29 CS36 M REV1 w August 2009 Rev 1 0 Customer Information 9 DAC TO SPKOUTR 8R BTL The following section details board configuration for DAC to SPKOUTL and SPKOUTR driving an 8 Bridge tied load BTL BLO...

Page 10: ...0x07 0x001D Enable VMID set sample rate to 48kHz 0x35 0x8007 Enable LDO 0x2B 0x0088 SPKOUTL Mixer selects DACL to SPKOUTL Output Mixer selects PGA to SPKL 0x2C 0x00A0 SPKOUT R Mixer selects DACR to S...

Page 11: ...n WM894x 6229 CS36 M REV1 w August 2009 Rev 1 0 Customer Information 11 IN1L IN1R TO ADC The following section details board configuration for IN1L and IN1R inputs connected to the ADC BLOCK DIAGRAM B...

Page 12: ...L 0x29 0x0010 Un mute PGAR 0x19 0x0000 Un mute ADCs 0x08 0x0101 MCLK 12 288MHz PLL set for 24 576MHz Output 0x07 0x001D Enable VMID set sample rate to 48kHz 0x06 0x0306 Enable SYSCLK FLL clock put dig...

Page 13: ...Customer Information WM894x 6229 CS36 M REV1 w August 2009 Rev 1 0 Customer Information 13 PERFORMANCE PLOT DBVDD LDOVDD SPKVDD 3 3V DCVDD 1 8V Sample Frequency 48kHz THD N v Amplitude A weighted...

Page 14: ...R TO ADC DIFF The following section details board configuration for IN1L DMICDAT IN2L and IN1R IN2R connected as differential signals to the ADC BLOCK DIAGRAM DCVDD DBVDD SPKVDD CS GPIO2 SCLK SDA CIFM...

Page 15: ...and WM8946 Devices REG INDEX DATA VALUE COMMENT 0x00 0x0000 Reset 0x02 0x3C0D Enable Input PGAs ADCs Master Bias and VMID buffer 0x35 0x8007 Enable LDO 0x27 0x0035 Configure PGA Source to select diffe...

Page 16: ...0x35 0x8007 Enable LDO 0x27 0x0035 Configure PGAL Source to select differential inputs 0x28 0x0010 Un mute PGAL 0x19 0x0000 Un mute ADCL 0x08 0x0101 MCLK 12 288MHz PLL set for 24 576MHz Output 0x07 0...

Page 17: ...UX1 AUX2 TO AUXADC The following section details board configuration for AUX1 and AUX2 inputs to the AUXADC BLOCK DIAGRAM DCVDD DBVDD SPKVDD CS GPIO2 SCLK SDA CIFMODE GPIO3 MCLK SDOUT GPIO4 GPIO1 DACD...

Page 18: ...Manual 0x3E 0x0001 Measure AUX1 Example 1 Configure the AUX1 Measurement for Manual Polling WM8946 and WM8944 Devices REG INDEX HEX DATA VALUE HEX COMMENT 0x00 0x0000 Reset 0x02 0x000D Enable Master...

Page 19: ...omer Information WM894x 6229 CS36 M REV1 w August 2009 Rev 1 0 Customer Information 19 VIDEO BUFFER The following section details board configuration of the Video Buffer BLOCK DIAGRAM BOARD CONFIGURAT...

Page 20: ...any way been optimised REG INDEX HEX DATA VALUE HEX COMMENT 0x00 0x0000 Reset 0x02 0x000D Enable Master Bias and VMID buffer 0x07 0x001D Enable VMID 0x26 0x00A0 Enable Video Buffer with 6dB Gain and e...

Page 21: ...lease contact the Wolfson Microelectronics Applications group through the following channels Email apps wolfsonmicro com Telephone Apps 44 0 131 272 7070 Fax 44 0 131 272 7001 Mail Applications Engine...

Page 22: ...ar systems or systems where malfunction can reasonably be expected to result in personal injury death or severe property or environmental damage Any use of products by the customer for such purposes i...

Reviews: