manualshive.com logo in svg

WinSystems EBC-C384-D, Manual

Share
Download
WinSystems EBC-C384-D Manual Download Page 62

140703

Intel 

  

>

 Super I/O Control Sub-Menu

Serial port 1: 

Enabled

Speed:  

Low

Base I/O address:  

3F8

Interrupt:  

IRQ 4

Interface:  

RS232

Options:

Port x:

Disabled

Enabled

Speed:

Low

High

Base I/O address:

3F8

2F8

3E8

2E8

Interrupt:

Disabled

IRQ 3

IRQ 4

IRQ 5

IRQ 6

IRQ 7

IRQ 9

Interface:

RS232

RS422 RTS

RS422 Auto

RS485 RTS

RS485 RTS w/Echo

RS485 Auto

RS485 Auto w/Echo

Serial port 2:

Enabled

Speed:

  

Low

Base I/O address: 

 

2F8

Interrupt: 

 

IRQ 3

Interface:

 

RS232

Options:

Port x:

Disabled

Enabled

Speed:

Low

High

Base I/O address:

3F8

2F8

3E8

2E8

Interrupt:

Disabled

IRQ 3

IRQ 4

IRQ 5

IRQ 6

IRQ 7

IRQ 9

Interface:

RS232

RS422 RTS

RS422 Auto

RS485 RTS

RS485 RTS w/Echo

RS485 Auto

RS485 Auto w/Echo

Serial port 3:

Enabled

Speed:

  

Low

Base I/O address: 

 

3E8

Interrupt: 

 

IRQ 5

Interface:

 

RS232

Options:

Port x:

Disabled

Enabled

Speed:

Low 

High

Base I/O address:

3F8

2F8

3E8

2E8

Interrupt:

Disabled

IRQ 3

IRQ 4

IRQ 5

IRQ 6

IRQ 7

Interface:

RS232

RS422 RTS

RS422 Auto

RS485 RTS

RS485 RTS w/Echo

RS485 Auto

RS485 Auto w/Echo

Note:  Defaults are indicated in 

bold

 for BIOS properties.  Default options that cannot be user-modified are indicated with 

grey

 text.

Summary of Contents for EBC-C384-D

Page 1: ...WinSystems Inc 715 Stadium Drive Arlington TX 76011 http www winsystems com WinSystems EBC C384 D Intel ATOMTM EBX Single Board Computer PRODUCT MANUAL ...

Page 2: ...140703 Revision Date Code ECO Number 111219 Initial Release 120125 120507 120606 130405 130509 130723 140206 ECO 14 07 140703 MANUAL REVISION HISTORY P N 400 384 000 ...

Page 3: ...s 18 DOS Legacy Memory Map 18 Watchdog Timer 20 Real Time Clock Calendar 21 Status LED 21 CONNECTOR REFERENCE 22 POWER 22 J6 Power and Reset 22 J26 Fan Power 22 J2 Push Button Reset 22 J3 ATX Signals 23 BATTERY BACKUP 24 J14 External Battery 24 VIDEO 25 J19 ANALOG VGA 25 J20 LVDS 26 J24 Backlight Power 26 JP13 Panel Power 27 AUDIO 28 J16 HD Audio 28 SP1 Speaker 29 MULTI I O 30 J7 Multi I O COM1 CO...

Page 4: ...tions WS16C48 41 Register Details 41 PC 104 BUS 43 J15 J17 PC 104 43 PC 104 Plus BUS 44 J18 PC 104 Plus 44 MiniPCI 45 J27 MiniPCI Socket 45 MiniPCI Device Interface CN1 45 BIOS SUPPLEMENTAL 46 BIOS SETTINGS STORAGE OPTIONS 69 CABLES 71 SOFTWARE DRIVERS 72 SPECIFICATIONS 73 MECHANICAL DRAWING TOP VIEW 74 MECHANICAL DRAWING BOTTOM VIEW 75 APPENDIX A 76 BEST PRACTICES 76 APPENDIX B 80 POST CODES 80 W...

Page 5: ...140703 This page has been left intentionally blank ...

Page 6: ... EMBEDDED PC BY FAILING TO COMPLY WITH THESE BEST PRACTICES Reference Appendix A for Best Practices For any questions you may have on WinSystems products contact our Technical Support Group at 817 274 7553 Monday through Friday between 8 AM and 5 PM Central Standard Time CST Please review these guidelines carefully and follow them to ensure you are successfully using your embedded PC This product ...

Page 7: ... JP17 J25 SATA1 J6 Power and Reset J3 ATX Signals J10 Serial I O COM3 4 J4 USB 4 5 6 7 J5 USB 0 1 2 3 J18 PC 104 Plus J15 PC 104 C D J12 Digital I O Ports 3 4 5 J24 Backlight J17 PC 104 A B J23 SATA2 J26 Fan Control J7 Multi I O COM1 2 Keybd LPT J9 Digital I O Ports 0 1 2 J2 PBRESET J1 PS 2 Mouse J8 Ethernet2 82567V J13 Ethernet1 82583V J11 PATA J14 External Battery J16 Audio J19 Analog VGA J20 LV...

Page 8: ...ted with a square where applicable RESERVED JP1 JP2 JP3 JP4 JP12 JP14 JP17 D6 Status LED JP16 EEPROM Enable JP15 EEPROM Enable JP8 Digital I O Power J12 JP5 Digital I O Power J9 JP13 LVDS Power JP7 COM3 Termination JP6 COM4 Termination JP9 CompactFlash Master Slave JP10 COM2 Termination JP11 COM1 Termination D27 IDE SATA Activity LED ...

Page 9: ...isual Index Bottom View NOTE The reference line to each component part has been drawn to Pin 1 and is also highlighted with a square where applicable RESERVED JP1 JP2 JP3 JP4 JP12 JP14 JP17 J27 MiniPCI J203 Memory1 J204 Memory2 ...

Page 10: ...sistor across the RX RX pair 7 8 TX 300 Places a 100Ω Resistor from 5V to TX 1 2 Places a 100Ω Resistor between TX and TX 3 4 Places a 100Ω Resistor from Ground to TX 5 6 RS 485 Termination and Biasing Resistors TX 100 Places a 100Ω Resistor across the TX RX TX RX pair 3 4 TX RX 300 Places a 100Ω Resistor from 5V to TX RX 1 2 Places a 100Ω Resistor between TX RX and TX RX 3 4 Places a 100Ω Resisto...

Page 11: ...ower causes damage to the board and or the Flat Panel Panel Power 5V 1 2 3 3V default 2 3 JP13 1 2 3 JP5 Digital I O VCC for J9 JP5 1 2 5V is provided at pin 49 of J9 1 2 No Power at Pin 49 of J9 default OPEN JP8 Digital I O VCC for J12 JP8 1 2 5V is provided at pin 49 of J12 1 2 No Power at Pin 49 of J12 default OPEN ...

Page 12: ...140703 This page has been left intentionally blank ...

Page 13: ...tandard and other x86 compatible OS Memory Up to 4 GB of DDR3 SODIMM Socketed for EBC C384 D2 1 BIOS Phoenix Video Analog VGA resolution up to SXGA 1400x1050 LVDS 18 bit support up to 1366x768 or 1280x800 Simultaneous LVDS and CRT video supported Ethernet 2 Intel 10 100 1000 Mbps controllers one using PC82574 and one using ICH8M LAN Storage 2 SATA 2 0 channels 1 PATA channel shared with CompactFla...

Page 14: ...tchdog timer PS 2 keyboard and mouse controller and LPT The SBC also supports HD audio USB ports and is equipped with a CompactFlash socket and MiniPCI card socket Memory The EBC C384 D2 1 board supports up to 4 GB DDR3 SODIMM system memory via on board sockets located at J203 and J204 Power 5V required 2 9A typical Industrial Operating Temperature 40 C to 75 C Mechanical EBX compliant Dimensions ...

Page 15: ...Keyboard data port 0061h NMI controller 0062h 8051 download 4K address counter 0064h Keyboard status port 0066h 8051 download 8 bit data port 0070h 0077h RTC Controller 0080h 0091h DMA Controller 0092h Reset Generator 0093h 009Fh DMA Controller 00A0h 00A1h Interrupt Controller PIC 8259 00A4h 00A5h Interrupt Controller 00A8h 00A9h Interrupt Controller 0ACh 00ADh Interrupt Controller 00B0h 00B1h Int...

Page 16: ...8M limits the LPC ISA decode ranges to four windows two of which can be adjusted in the BIOS For example the 0300 033Fh range can be changed to 0600 06FFh so the full 256 bytes are available for PC 104 modules Resources addressed internally may still exist in these ranges so please check the I O map for availability The advanced watchdog timer is the only on board device affected by adjusting LPC ...

Page 17: ...e unreserved IRQs when allocating resources during the boot process The table below lists IRQ resources as used by the EBC C384 IRQ0 18 2 Hz heartbeat IRQ1 Keyboard IRQ2 Chained to Slave controller IRQ9 IRQ3 COM2 IRQ4 COM1 IRQ5 COM3 IRQ6 COM4 IRQ7 LPT IRQ8 Real Time Clock IRQ9 FREE IRQ10 Digital I O IRQ11 PCI Interrupts IRQ12 Mouse IRQ13 Floating point processor IRQ14 IDE IRQ15 IDE These IRQ refer...

Page 18: ...ce 29 Fun 1 USB UHCI Controller Bus 0 Device 29 Fun 2 USB UHCI Controller Bus 0 Device 29 Fun 7 USB EHCI Controller Bus 0 Device 30 Fun 0 PCI to PCI Bridge Bus 0 Device 31 Fun 0 LPC Bridge Bus0 Device 31 Fun 0 IDE Controller Bus 0 Device 31 Fun 2 SATA Controller Bus 0 Device 31 Fun 3 SMBus Controller Bus 0 Device 31 Fun 6 ICH8M Thermal Subsystem Bus 1 Device 0 Fun 0 External GbE Controller Bus 2 D...

Page 19: ...140703 This page has been left intentionally blank ...

Page 20: ... and 566h The watchdog is enabled by writing a timeout value other than zero to the I O address 566h and disabled by writing 00h to this I O address The watchdog timer is serviced by writing the desired timeout value to I O port 566h If the watchdog has not been serviced within the allotted time the circuit resets the CPU The timeout value can be set from 1 second to 255 minutes If port 565h bit 7...

Page 21: ...ontained within the clock section A battery must be enabled for the real time clock to retain time and date during a power down A status LED is populated on the board at D6 which can be used for any application purpose The LED is turned on during the boot process and can be turned off by writing a 0 to hex address 0x29D bit 0 The status LED can then be toggled on by writing a 1 and off by writing ...

Page 22: ...D PCB Connector MOLEX 26 60 6092 J6 Mating Connector MOLEX 09 50 8093 Housing MOLEX 08 58 0189 Crimp CBL 236 G 2 1 5 1 2 3 4 5 6 7 8 9 PCB Connector MOLEX 22 29 2021 J2 Mating Connector MOLEX 10 11 2023 Housing MOLEX 08 55 0124 Crimp J2 Push Button Reset J2 1 2 RESET GND Visual Index WinSystems offers the cable CBL RST 402 18 to simplify this connection J26 1 2 3 GND VCC TACH J26 Fan Power Mating ...

Page 23: ...power supplies function with a soft on off power button and a 5 VSB standby If an ATX compatible power supply is connected a power button momentary contact connected between pin 3 power button and pin 4 ground of J3 The 5 VSB signal provides the standby voltage to the EBC C384 but does not power any other features of the board When the power button is pressed the EBC C384 pulls PSON Power Supply O...

Page 24: ...r standby voltage to the circuits selected for backup The battery automatically switches ON when the VCC of the systems drops below the battery voltage and back OFF again when VCC returns to normal WARNING BAT LTC E 36 16 1 or BAT LTC E 36 27 1 must be connected at J14 Improper installation of the battery could result in explosive failure Please be careful to note correct connection at location J1...

Page 25: ...al Index GND GND GND GND GND GND VCC 2 4 6 8 10 12 14 J19 1 3 5 7 9 11 13 RED GREEN BLUE HSYNC VSYNC DDCDATA DDCCLK PCB Connector MOLEX 87832 1420 J19 Mating Connector MOLEX 51110 1451 Housing MOLEX 50394 8051 Crimp CBL 234 G 1 1 375 ...

Page 26: ...SWVDD D2 NC SWVDD CLK DDC_CLK DDC_DATA SWVDD NC NC SWVDD NC NC SWVDD NC NC NC GND D0 D1 GND D2 NC GND CLK GND GND GND NC NC GND NC NC GND NC GND GND J20 HAZARD WARNING LCD panels can require a high voltage for the panel backlight This high frequency voltage can exceed 1000 volts and can present a shock hazard Care should be taken when wiring and handling the inverter output To avoid the danger of ...

Page 27: ...terface connector is located at J20 to interface to flat panels A backlight power connectors is located at J24 Panel power option selection is made at JP13 Contact your WinSystems Applications Engineer for information about available cable kits and supported panels This manual does not attempt to provide any information about how to connect to specific LCDs JP13 Panel Power Visual Index Avoid Simu...

Page 28: ...ems to adapt to this connector CBL AUDIO7 102 12 provides full 7 1 audio support A simplified cable CBL AUDIO2 102 12 provides basic Line In Line Out and Microphone audio support and CBL AUDIO5 102 12 provides 5 1 audio support 29 27 25 23 21 19 17 15 13 11 9 7 5 3 1 30 28 26 24 22 20 18 16 14 12 10 8 6 4 2 ADGND ADGND ADGND CD GND CD L CD R ADGND LINE L LINE R ADGND MIC2 REAR L MIC2 REAR R ADGND ...

Page 29: ...SP1 Speaker Speaker An on board speaker SP1 is available for sound generation Beep Codes Reference the chart Appendix B section of this manual for the appropriate beep codes CBL AUDIO2 102 12 CBL AUDIO5 102 12 ...

Page 30: ... BUSY LPT PE LPT SLCT LPT GND KEYBD KDATA KEYBD 5V KEYBD COM1 DSR COM1 RTS COM1 CTS COM1 RI COM2 DCD COM2 RXD COM2 TXD COM2 DTR COM2 GND LPT AUTOFD LPT ERROR LPT INIT LPT SLCTIN LPT GND LPT GND LPT GND LPT GND LPT GND LPT GND LPT GND LPT GND KEYBD GND KEYBD GND KEYBD KCLK KEYBD 5V J7 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 3...

Page 31: ...RTS transmitter enable and echo back 6 RS 485 Mode with auto transmitter enable 7 RS 485 Mode with auto transmitter enable and echo back COM1 COM2 DB9 Male Mode s Configuration Note 2 4 5 Require the RTS bit MCR Bit 1 to be set in order to transmit 3 6 7 Require TX RX 300 termination on one node 4 Requires the RTS MCR Bit 1 be de asserted in order to receive Each of the RS 422 RS 485 modes allow f...

Page 32: ...additional general purpose I O ports if a printer is not required The first port is configured as eight input or output only lines The other port is configured as five input and three output lines PS 2 Keyboard 6 Position Pin Description 1 KDATA 2 NC 3 GND 4 5V 5 KCLK 6 NC This connector supports a PS 2 keyboard interface The pinout for the cable is listed above Pin SPP Signal 1 STROBE 2 9 PD0 PD7...

Page 33: ...03 PS 2 Mouse 6 Position CBL 343 G 1 1 375 MOUSE J1 Mouse Visual Index PCB Connector MOLEX 22 12 2054 J1 Mating Connector MOLEX 22 01 2057 Housing MOLEX 08 55 0102 Crimp J1 MSCLK VCC GND NC MSDATA 5 4 3 2 1 ...

Page 34: ...A N A 2 RX TX TX RX 3 TX TX TX RX 4 DTR N A N A 5 GND GND GND 6 DSR RX N A 7 RTS RX N A 8 CTR N A N A 9 RI N A N A Both ports are configured as Data Terminal Equipment DTE Both the send and receive registers of each port have a 16 byte FIFO All serial ports have 16C550 compatible UARTs The RS 232 has a charge pump to generate the plus and minus voltages so the EBC Z5xx only requires 5V to operate ...

Page 35: ...RS 422 RS 485 modes allow for jumper selection of transmit and or receive termination and biasing resistor s An 8 pin configuration jumper is provided for each port 2 4 6 8 1 3 5 7 COM3 JP7 COM4 JP6 Termination Resistors RS 422 Termination and Biasing Resistors TX 100 Places a 100Ω Resistor across the TX TX pair 3 4 RX 100 Places a 100Ω Resistor across the RX RX pair 7 8 TX 300 Places a 100Ω Resis...

Page 36: ...01 J4 J5 USB Visual Index PCB Connector MOLEX 501571 2007 J4 J5 Mating Connector MOLEX 501189 2010 Housing MOLEX 501193 2000 Crimp J5 USB 0 1 2 3 J4 USB 4 5 6 7 1 3 5 7 9 11 13 15 17 19 2 4 6 8 10 12 14 16 18 20 USBPWR0 D0 D0 GND GND GND USBPWR2 D2 D2 GND USBPWR1 D1 D1 GND GND GND USBPWR3 D3 D3 GND 1 3 5 7 9 11 13 15 17 19 2 4 6 8 10 12 14 16 18 20 USBPWR4 D4 D4 GND GND GND USBPWR6 D6 D6 GND USBPW...

Page 37: ...vices for applications where the environment is too harsh for mechanical hard disks The CompactFlash socket at J28 supports modules with TrueIDE support WinSystems offers industrial grade CompactFlash modules that provide high performance and extended temperature operation 40ºC to 85ºC J28 CompactFlash Visual Index PCB Connector MOLEX 67490 1220 J23 J25 GND TX1 TX1 GND RX1 RX1 GND J23 J25 1 2 3 4 ...

Page 38: ...1 A2 66 100 MHz NC GND NC GND GND GND NC D15 D14 D13 D12 D11 D10 D9 D8 GND GND VCC LED HDSC0 A0 A1 IRQ DACK RDY IOR IOW DRQ GND D0 D1 D2 D3 D4 D5 D6 D7 RESET 43 41 39 37 35 33 31 29 27 25 23 21 19 17 15 13 11 9 7 5 3 1 44 42 40 38 36 34 32 30 2826 24 22 20 18 16 14 12 10 8 6 4 2 J11 The EBC C384 supports the PATA interface at J11 44 pin primary ...

Page 39: ...ollers one using the 82583 controller and the other using the 82567 controller Each of these provides a standard IEEE 802 3 Ethernet interface for 1000 100 10BASE T networks The RJ 45 connections for each Ethernet port are available at J13 Port 1 and J8 Port 2 Wake On LAN is provided via controller J8 J8 82567V Controller J13 82583V Controller ...

Page 40: ...2 Bit 2 Port 2 Bit 1 Port 2 Bit 0 Port 1 Bit 7 Port 1 Bit 6 Port 1 Bit 5 Port 1 Bit 4 Port 1 Bit 3 Port 1 Bit 2 Port 1 Bit 1 Port 1 Bit 0 Port 0 Bit 7 Port 0 Bit 6 Port 0 Bit 5 Port 0 Bit 4 Port 0 Bit 3 Port 0 Bit 2 Port 0 Bit 1 Port 0 Bit 0 3 3V 5V GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 ...

Page 41: ... bit in each of the six ports can be individually programmed for input or output Writing a 0 to a bit position causes the corresponding output pin to go to a high impedance state pulled high by external 10 KΩ resistors This allows it to be used as an input When used in the input mode a read reflects the inverted state of the I O pin such that a high on the pin will read as a 0 in the register Writ...

Page 42: ...ts When set to a 1 the edge detection interrupt is enabled for the corresponding port and bit When cleared to 0 the bit s edge detection interrupt is disabled Note that this register can be used to individually clear a pending interrupt by disabling and re enabling the pending interrupt INT_ID0 INT_ID2 These registers are accessible when Page 3 is selected They are used to identify currently pendi...

Page 43: ...D16 D17 D18 D19 C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 GND MEMCS16 IOCS16 IRQ10 IRQ11 IRQ12 IRQ15 IRQ14 DACK0 DRQ0 DACK5 DRQ5 DACK6 DRQ6 DACK7 DRQ7 5V MASTER GND GND GND SBHE LA23 LA22 LA21 LA20 LA19 LA18 LA17 MEMR MEMW SD8 SB9 SD10 SD11 SD12 SD13 SD14 SD15 KEY A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 ...

Page 44: ...SERVED 5V AD00 2 VI O AD02 AD01 5V 3 AD05 GND AD04 AD03 4 C BE0 AD007 GND AD06 5 GND AD009 AD08 GND 6 AD11 VI O AD10 M66EN 7 AD14 AD13 GND AD12 8 3 3V C BE1 AD15 3 3V 9 SERR GND RESERVED PAR 10 GND PERR 3 3V RESERVED 11 STOP 3 3V LOCK GND 12 3 3V TRDY GND DEVSEL 13 FRAME GND IRDY 3 3V 14 GND AD16 3 3V C BE2 15 AD18 3 3V AD17 GND 16 AD21 AD20 GND AD19 17 3 3V AD23 AD22 3 3V 18 IDSEL0 GND IDSEL1 IDS...

Page 45: ...0 AD 11 17 INTB 18 5V 81 AD 10 82 GROUND 19 3 3V 20 INTA 83 GROUND 84 AD 09 21 RESERVED 22 RESERVED 85 AD 08 86 C BE 0 23 GROUND 24 3 3V AUX 87 AD 07 88 3 3V 25 CLK 26 RST 89 3 3V 90 AD 06 27 GROUND 28 3 3V 91 AD 05 92 AD 04 29 REQ 30 GNT 93 RESERVED 94 AD 02 31 3 3V 32 GROUND 95 AD 03 96 AD 00 33 AD 31 34 PME 97 5V 98 RESERVED_WIP5 35 AD 29 36 RESERVED 99 AD 01 100 RESERVED_WIP5 37 GROUND 38 AD 3...

Page 46: ...ion is via the Setup Utility in the BIOS Entering Setup To enter setup power up the computer and press F2 when either the splash screen is displayed or when the Press F2 for Setup message is displayed It may take a few seconds before the main setup menu screen is displayed Navigation of the Menus Use the Up and Down arrow keys to move among the selections and press Enter when a selection is highli...

Page 47: ...0 IDE Primary Master None IDE Primary Slave None SATA Port 1 None SATA Port 2 None System Memory 633 KB Extended Memory 2085888 KB Ethernet MAC Address 1 xx xx xx xx xx xx Ethernet MAC Address 2 xx xx xx xx xx xx CPU Temperature 50 C 132 F Ambient Temperature 40 C 104 F Note Defaults are indicated in bold for BIOS properties Default options that cannot be user modified are indicated with grey text...

Page 48: ...bled Transfer Mode FPIO 4 DMA 2 Ultra DMA Mode Disabled Mode 2 for IDE Primary Slave only SMART Monitoring Disabled Note Defaults are indicated in bold for BIOS properties Default options that cannot be user modified are indicated with grey text Depending on the Primary Master Type various Primary Master options will be available See the following screens ...

Page 49: ...ons Disabled Enabled Transfer Mode Standard Ultra DMA Mode Disabled SMART Monitoring Disabled Note Defaults are indicated in bold for BIOS properties Default options that cannot be user modified are indicated with grey text Depending on the Primary Master Type various Primary Master options will be available See the following screens ...

Page 50: ...her DOS Summary screen Disabled Options Disabled Enabled Boot time Diagnostic Screen Enabled Options Disabled Enabled QuickBoot Mode Enabled Options Disabled Enabled Extended Memory Testing None Options Normal Just zero it None Note Defaults are indicated in bold for BIOS properties Default options that cannot be user modified are indicated with grey text ...

Page 51: ...u Video Intel IGD Control Sub Menu ICH Control Sub Menu Super I O Control Sub Menu ACPI Control Sub Menu Note Defaults are indicated in bold for BIOS properties Default options that cannot be user modified are indicated with grey text ...

Page 52: ... Control Sub Menu Hyperthreading Enabled Options Disabled Enabled Processor Power Management Enabled Options Disabled GV3 Only C States Only Enabled Enhanced C States Enable Enabled Options Disabled Enabled Timestamp Counter Updates Enabled Options Disabled Enabled CPU Thermal Control Sub Menu Set Max Ext CPUID 3 Disabled Options Disabled Enabled ...

Page 53: ... Options Disabled TM1 TM2 TM1 and TM2 DTS Enable Disabled Options Disabled Enabled Active Trip Point 55 C Options Disabled 55 C 63 C 71 C 79 C 87 C 95 C 103 C 111 C 119 C Passive Cooling Trip Point 95 C Options Disabled 55 C 63 C 71 C 79 C 87 C 95 C 103 C 111 C 119 C Passive TC1 Value 1 Passive TC2 Value 5 Options 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 More CPU Thermal Control Sub Menu options are ...

Page 54: ... modified are indicated with grey text Intel CPU Control Sub Menu CPU Thermal Control Sub Menu continued Passive TSP Value 10 Options 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 Critical Trip Point POR Options POR 15 C 23 C 31 C 39 C 47 C 55 C 63 C 71 C 79 C 87 C 95 C 103 C 111 C 119 C 127 C ...

Page 55: ... properties Default options that cannot be user modified are indicated with grey text Intel Video Intel IGD Control Sub Menu IGD VBIOS Boot Type CRT Options VBT Default CRT LFP CRT LFP IGD LCD Control Sub Menu DVMT 4 0 Mode Auto Options Fixed DVMT Auto ...

Page 56: ...DS 3 1024x768 LVDS 4 1280x1024 LVDS 5 1400x1050LVDS1 6 1400x1050 LVDS2 7 1600x1200 LVDS 8 1280x768 LVDS 9 1680x1050 LVDS 10 1920x1200 LVDS 11 Reserved 12 Reserved 13 Reserved 14 1280X800 LVDS 15 1280X600 LVDS 16 Reserved IGD Panel Scaling Auto Options Auto Force Scaling Off GMCH BLC Control GMBus Options Disabled PWM GMBus BIA Control Disabled Options Automatic Disabled Level 1 Level 2 Level 3 Lev...

Page 57: ...Mode Enabled Options Disabled Enabled Pop Up Mode Enable Enabled Options Disabled Enabled Pop Down Mode Enable Enabled Options Disabled Enabled LPC Decode Range 1 Base Address 300h LPC Decode Range 1 Size 128 Bytes Options 128 Bytes 64 Bytes 32 Bytes 16 Bytes 8 Bytes 4 Bytes LPC Decode Range 2 Base Address 500h LPC Decode Range 2 Size 256 Bytes Options 256 Bytes 128 Bytes 64 Bytes 32 Bytes 16 Byte...

Page 58: ...ol Sub Menu Integrated Device Control Sub Menu PCI Express Control Sub Menu ICH USB Control Sub Menu Azalia Device 27 Function 0 Auto Options Disabled Auto AHCI Configuration Disabled Options Disabled Enabled Disable Vacant Ports Disabled Options Disabled Enabled On board LAN Enabled Options Disabled Enabled PXE OPROM Disabled Options Disabled Enabled ...

Page 59: ...el ICH Control Sub Menu Integrated Device Control Sub Menu PCI Express Control Sub Menu PCI Express Root Port 1 Enabled Options Disabled Enabled Auto PCI Express Root Port 2 Auto Options Disabled Enabled Auto Root Port ASPM Support Auto Options Disabled Auto ASPM Latency Checking Auto Options Disabled Auto PCI PNP ISA IRQ Resource Exclusion ...

Page 60: ...Express Control Sub Menu PCI PNP ISA IRQResource Exclusion IRQ 3 Available Options Available Reserved IRQ 4 Available Options Available Reserved IRQ 5 Available Options Available Reserved IRQ 7 Available Options Available Reserved IRQ 9 Available Options Available Reserved IRQ 10 Available Options Available Reserved IRQ 11 Available Options Available Reserved IRQ 15 Available Options Available Res...

Page 61: ...ied are indicated with grey text Intel ICH Control Sub Menu Integrated Device Control Sub Menu ICH USB Control Sub Menu USB Dev 29 Fun 0 1 2 7 Options Disabled Fun 0 Fun 0 1 Fun 0 1 2 Fun 0 1 2 7 USB Dev 26 Fun 0 1 7 Options Disabled Fun 0 7 Fun 0 1 7 Overcurrent Detection Enabled Options Disabled Enabled ...

Page 62: ... x Disabled Enabled Speed Low High Base I O address 3F8 2F8 3E8 2E8 Interrupt Disabled IRQ 3 IRQ 4 IRQ 5 IRQ 6 IRQ 7 IRQ 9 Interface RS232 RS422 RTS RS422 Auto RS485 RTS RS485 RTS w Echo RS485 Auto RS485 Auto w Echo Serial port 3 Enabled Speed Low Base I O address 3E8 Interrupt IRQ 5 Interface RS232 Options Port x Disabled Enabled Speed Low High Base I O address 3F8 2F8 3E8 2E8 Interrupt Disabled ...

Page 63: ...t Enabled Base I O address 378 Interrupt IRQ 7 Options Port x Disabled Enabled Base I O address 378 278 Interrupt Disabled IRQ 3 IRQ 4 IRQ 5 IRQ 6 IRQ 7 IRQ 9 IRQ 10 Digital I O port Enabled DIO port address 120 DIO IRQ IRQ 10 Options Digital I O port Disabled Enabled DIO port address 120 130 140 DIO IRQ Disabled IRQ 3 IRQ 4 IRQ 5 IRQ 6 IRQ 7 IRQ 9 IRQ 10 Watchdog 0 Options Enter any value between...

Page 64: ...enu Passive Cooling Trip Point 55 C Options Disabled 55 C 63 C 71 C 79 C 87 C 95 C 103 C 111 C 119 C Passive Cooling Trip Point 95 C Options Disabled 55 C 63 C 71 C 79 C 87 C 95 C 103 C 111 C 119 C Passive TC1 Value 1 Passive TC2 Value 5 Options 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Passive TSP Value 10 Options 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 ...

Page 65: ...th grey text Intel ACPI Control Sub Menu continued Critical Trip Point POR Options POR 15 C 23 C 31 C 39 C 47 C 55 C 63 C 71 C 79 C 87 C 95 C 103 C 111 C 119 C 127 C FACP RTC S4 Flag Value Enabled Options Disabled Enabled FACP PM Timer Flag Value Enabled Options Disabled Enabled HPET Support Disabled Options Disabled Enabled ...

Page 66: ...cannot be user modified are indicated with grey text Security Supervisor Password Is Clear User Password Is Clear Set Supervisor Password Enter Set User Password Enter Virus check reminder Disabled Options Disabled Daily Weekly Monthly Password on boot Disabled Options Disabled Enabled ...

Page 67: ...s All IDE HDD All USB Floppy All USB Key All USB HDD All USB CDROM All USB ZIP All USB LS120 All PCI SCSI All PCI BEV Legacy Network Card Bootable Add in Cards Note Defaults are indicated in bold for BIOS properties Default options that cannot be user modified are indicated with grey text ...

Page 68: ... Saving Changes to CMOS and EEPROM Exit Discarding Changes Load Setup Defaults Discard Changes Save Changes Note Defaults are indicated in bold for BIOS properties Default options that cannot be user modified are indicated with grey text ...

Page 69: ...be restored from EEPROM but time and date information will be lost and returned to default values At system boot the BIOS first performs a checksum validation on the contents of the CMOS RAM Invalid checksums usually occur due to a low or disabled battery If the checksum is valid the system boots using values stored in CMOS RAM If a checksum error occurs the BIOS attempts to load CMOS values from ...

Page 70: ...rn the system on and enter the BIOS Main Menu using the F2 key 4 Select Load Defaults from the Exit menu 5 Install the jumpers to JP15 and JP16 6 Save the restored defaults to CMOS and EEPROM Updating the BIOS FLASH PROM The most recent EBC C384 BIOS is available on the WinSystems website However it is highly recommended that an Applications Engineer be consulted prior to any BIOS FLASH PROM updat...

Page 71: ...BL 129 4 4ft ribbon cable 50 pin both ends with 50 pin socket termination CBL 266 G 2 0 75 44 pin IDE Socket Cable CBL 343 G 1 1 375 PS 2 Mouse Adapter CBL AUDIO5 102 12 Audio 2x15 1 25 mm to Jack 12 in 5 1 Audio UL1429 CBL AUDIO7 100 14 Audio 2x15 1 25 mm Unterminated 14 in CBL AUDIO7 102 12 Audio 2x15 1 25 mm to Jack 12 in 7 1 Audio UL1429 CBL BKLT 000 14 Backlight 1x11 1 mm Unterminated Pico Cl...

Page 72: ...140703 SOFTWARE DRIVERS See WinSystems website ...

Page 73: ...sting with Intel processors This program heavily loads the system and creates a worst case scenario for the single board computer Specific real world applications will rarely tax the system as heavily and may allow for extending the fanless operational range WinSystems conducts temperature verification with PassMark BurnInTest to provide a more realistic real world example The PassMark BurnInTest ...

Page 74: ... 050 77 47 3 806 96 67 4 150 105 41 4 660 118 36 5 350 135 89 5 550 140 97 0 1 841 46 77 2 650 67 31 5 800 147 32 6 375 161 93 6 750 171 45 7 125 180 98 7 600 193 04 305 7 75 1 391 35 33 2 350 59 69 2 800 71 12 3 381 85 88 4 407 111 94 133 35 5 250 6 192 157 27 6 950 176 53 7 600 193 04 7 800 198 12 134 3 41 1 875 47 63 5 056 128 41 5 700 144 78 8 PLCS 125 THRU 250 MOUNTING AREA ...

Page 75: ...140703 0 0 0 115 2 92 3 028 76 92 3 538 89 87 6 066 154 07 1 295 32 88 4 624 117 44 4 789 121 64 436 11 07 3 685 93 61 5 652 143 55 MECHANICAL DRAWING BOTTOM VIEW ...

Page 76: ...hould always measure it at the power connector on the SBC Measuring at the power supply does not account for voltage drop through the wire and connectors The single board computer requires 5V 5 to operate Verify the power connections Incorrect voltages can cause catastrophic damage Populate all of the 5V and ground connections Most single board computers will have multiple power and ground pins an...

Page 77: ... any I O cards Connecting hot signals can cause damage whether the single board computer is powered or not MOUNTING AND PROTECTING THE SINGLE BOARD COMPUTER Do Not Bend or Flex the SBC Never bend or flex the single board computer Bending or flexing can cause irreparable damage Single board computers are especially sensitive to flexing or bending around Ball Grid Array BGA devices BGA devices are e...

Page 78: ...se component damage on the bottom of the single board computer Avoid Conductive Surfaces Never allow the single board computer to be placed on a conductive surface Almost all single board computers use a battery to backup the clock calendar and CMOS memory A conductive surface such as a metal bench can short the battery causing premature failure ADDING PC 104 BOARDS TO YOUR STACK Be careful when a...

Page 79: ...ons Check Pinouts Always check the pinout and connector locations in the manual before plugging in a cable Many single board computers will have identical headers for different functions and plugging a cable into the wrong header can have disastrous results Contact an Applications Engineer with questions If a diagram or chart in a manual does not seem to match your board or if you have additional ...

Page 80: ...ter initialization 12h Restore CR0 13h PCI bus master reset 14h 8742 initialization keyboard embedded controller 16h 1 2 2 3 Checksum BIOS ROM 17h Pre size RAM initialize cache before memory auto size 18h Timer initialization 8254 CTC 1Ah DMA initialization 8237 DMAC 1Ch Reset PIC 8259 PIC 20h 1 3 1 1 Test DRAM refresh 22h 1 3 1 3 Test 8742 Keyboard Controller 24h Set huge ES segment register to 4...

Page 81: ...o BIOS 4Eh Copyright display 4Fh MultiBoot XP initialization 50h CPU type display 51h EISA initialization 52h Keyboard test 54h Set key click if enabled 55h USB initialization 56h Enabled keyboard 57h 1394 Firewire initialization 58h 2 2 3 1 HOT Test for unexpected interrupts 59h POST display service PDS initialization 5Ah Display prompt Press F2 to enter SETUP 5Bh CPU cache off 5Ch Test RAM betwe...

Page 82: ...d Data Area EBDA 8Bh Mouse initialization 8Ch Floppy initialization 8Fh FDISK fast pre initialization 90h FDISK initialization 91h FDISK fast initialization 92h Jump to UserPatch2 93h Build MPTABLE for multi processor boards 95h CDROM initialization 96h Clear huge ES 97h MultiProcessor table fix up 98h 1 2 Option ROM scan 99h FDISK check SMART 9Ah Miscellaneous shadow shadow option ROMs 9Bh PM CPU...

Page 83: ...h Initialize note dock late C8h Force check C9h Extended checksum Embedded Extensions Code Description CAh TP_SERIAL_KEY Redirect INT15h to serial keyboard CBh TP_ROMRAM Redirect INT13h to Memory Technologies Devices Such as ROM RAM PCMCIA and serial disk CCh TP_SERIAL_VID Redirect INT10h to enable remote serial video CDh TP_PCMATA Re map I O and memory for PCMCIA CEh TP_PEN_INIT Initialize digiti...

Page 84: ...C_INIT Init RTC 93h TP_BB_VIDEO_INIT Init Video 94h TP_BB_OUT_INIT Init Beeper 95h TP_BB_BOOT_INIT Init Boot 96h TP_BB_CLEAR_HUGE Clear Huge Seg 97h TP_BB_BOOT_OS Boot to OS 98h TP_BB_USB_INIT Intialize the USB Controller 99h TP_BB_SECUR_INIT Init Security If the BIOS detects error 2C 2E or 30 base 512 KB RAM error it displays an additional word bitmap xxxx indicating the address line or bits that...

Page 85: ...laced Products or Software thereafter delivered to Customer within the United States All fees and costs for shipment outside of the United States shall be paid by Customer The foregoing warranty shall not apply to any Products of Software which have been subject to abuse misuse vandalism accidents alteration neglect unauthorized repair or improper installations THERE ARE NO WARRANTIES BY WINSYSTEM...

Reviews:

No comments

Brands by name

Popular brands

Load more brands