
A further level of flow-control is provided by the data-terminal-ready and data-set-
ready signals. These signals are instrumental in activating the sleep and wake-up
mechanisms.
The UART1 signals described in this document are referenced to the
GR/GS64 system connector. The signal amplitudes are defined in
the respective Integrators Manual. However, they are inverted in
polarity, and potentially smaller in amplitude with respect to an
RS232 implementation. This information is important to note since
the polarity of the signal at the user interface is crucially important,
and may undergo polarity reversal, depending upon the interface
implementation.
CAUTION
2.1.2.1
DTM1 (Data To Module (Wireless CPU®))
[Host
⇒
Wireless CPU®]
Input signal used to receive data sent from the Host UART to the Wireless CPU® UART.
The default setting of this line is high. AT+IPR can be used to select the baud rate for
this line. Auto baud is supported in AT command mode. This signal is inactive high,
active low at the GR/GS64 system connector interface.
2.1.2.2
DFM1 (Data From Module (Wireless CPU
®)
)
[Wireless CPU®
⇒
Host]
Output signal used to send data from the Wireless CPU® UART to the Host UART.
The default setting of this line is high. AT+IPR can be used to select the baud rate for
this line. Auto baud is supported in AT command mode. This signal is inactive high,
active low at the GR/GS64 system connector interface.
2.1.2.3
RTS1 (Request To Send)
[Host
⇒
Wireless CPU®]
Input signal used to control data flow from the Host UART to the Wireless CPU® UART.
When hardware flow control is enabled, RTS1 is held low by the Host to indicate its
readiness to accept data from the Wireless CPU®. The Host raises the RTS1 high at
the GR/GS64 system connector interface to halt data flow from the Wireless CPU®, for
example when the Host’s UART buffer is full. In order to prevent loss of data, the
Wireless CPU® will not send data while RTS1 is held high. RTS1 is held high
immediately preceding, and during sleep mode.
APPLICATION NOTE
GR/GS64 UART Sleep Protocols
Page: 9/26
This document is the sole and exclusive property of WAVECOM. Not to be distributed or divulged without prior written agreement.
Ce document est la propriété exclusive de WAVECOM. Il ne peut être communiqué ou divulgué à des tiers sans son autorisation préalable