
VX1828B
Preliminary Datasheet
Video Processor for Middle Size LCD Panel
P.61/P.64
V1.0 050420
7.6 AC CHARACTERISTICS
7.6.1 DIGITAL VIDEO INTERFACE
Parameter Symbol
Min
Typ
Max
Unit
Input Clock
Video input clock VICLK
1
frequency
F
VICK
27
MHz
Video input clock VICLK period
T
VICK
37.04 ns
Video input clock VICLK width high
T
VICKH
18.52
ns
Video input clock VICLK width low
T
VICKL
18.52 ns
Video input clock VICLK transition time
T
VICKT
5
ns
Output Clock
Video output clock VOCLK
2
frequency
F
VOCK
27
MHz
Video output clock VOCLK period
T
VOCK
37.04 ns
Video output clock VOCLK width high
T
VOCKH
18.52
ns
Video output clock VOCLK width low
T
VOCKL
18.52 ns
Video Input
Video input data setup time to VICLK
T
VIDS
5
ns
Video input data hold time from VICLK
T
VIDH
1
ns
Video Output
Video output data delay from VOCLK
T
VODH
7
ns
T
VICK
T
VICKL
T
VICKH
T
VICKT
T
VICKT
VICLK
VOCLK
Digital Video Interface Timing
T
VOCK
T
VOCKL
T
VOCKH
T
VICKT
T
VIDS
VICLK
T
VIDH
VALID
1
In CCIR input mode, VICLK is input at CCLK.
2
In CCIR output mode, VOCLK is output at CCLK.