39
http://www.tyan.com
Ultra DMA (UDMA, or, more accurately, Ultra DMA/33) is a protocol for
transferring data between a hard disk drive through the computer's data paths
(or bus) to the computer's random access memory (RAM). The Ultra DMA/33
protocol transfers data in burst mode at a rate of 33.3 MBps (megabytes per
second), twice as fast as the previous Direct Memory Access (DMA) interface.
Ultra DMA support in your computer means that it will boot (start) and open new
applications more quickly. It will also help users of graphics-intensive and other
applications that require large amounts of access to data on the hard drive.
Ultra DMA uses Cyclical Redundancy Checking (CRC), offering a new level of
data protection.
Disabled /
Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4 / Mode 5 /
Mode 6
3.2.2 Memory Cache
This setting allows you to tweak the various cache settings for optimal
performance of your system. Press Enter to display the various cache settings.
PhoenixBIOS Setup Utility
Main
Advanced Security TPM State Power Boot Exit
Memory Cache
Item Specific Help
Cache System BIOS area:
Cache Video BIOS area:
Cache Base 0-512K:
Cache Base 512K-640K:
Cache Extended Memory Area:
Cache A000 – AFFF:
Cache B000 – BFFF:
Cache C800 – CBFF:
Cache CC00 – CFFF:
Cache D000 – D3FF:
Cache D400 – D7FF:
Cache D800 – DBFF:
Cache DC00 – DFFF:
Cache E000 – E3FF:
Cache E400 – E7FF:
Cache E800 – EBFF:
Cache EC00 – EFFF:
[Write Protect]
[Write Protect]
[Write Back]
[Write Back]
[Write Back]
[Disabled]
[Disabled]
[Write Protect]
[Write Protect]
[Disabled]
[Disabled]
[Disabled]
[Disabled]
[Write Protect]
[Write Protect]
[Write Protect]
[Write Protect]
Controls caching of
system BIOS area.
F1
Help
↑↓
Select Item
-/+
Change Values
F9
Setup Defaults
Esc
Exit
←
→
Select Menu
Enter
Select
X
Sub-Menu
F10
Save and Exit
Cache System BIOS Area
This feature is only available when the system BIOS is shadowed. It enables or
disables the caching of the system BIOS ROM at F0000h-FFFFFh via the L2
cache. This greatly speeds up accesses to the system BIOS. However, this
