background image

 

April 23, 2019  

 

transphormusa.com

TDHBG1200DC100_0v1 

 3 

TDHBG1200DC100 User Guide 

 

Figure 3. Functional block diagram 

Using the evaluation  

The mother board and daughter card can be used for evaluation of basic switching functionality in a variety of circuit 

configurations. It is not a complete circuit, but rather a building block. It can be used in steady-state DC/DC converter mode with 

output power up to 1.2kW. 

When operating the board at high power (>500W), an external fan should be used to cool the heatsink on the daughtercard. 

Configurations 

Figure 4 shows the basic power connections for buck and boost modes. For buck mode, the HVdc input (terminals J2, J3) is 

connected to the high-voltage supply and the output is taken from terminals J5 and J7. For boost mode, the connections are 

reversed. 

Note that in boost mode a load must be connected. The load current affects the output voltage up to the transition from DCM to 

CCM. In buck mode the load may be an open circuit. 

 

TP65H070LDG 
 

TP65H070LSG 
 

Summary of Contents for TDHBG1200DC100

Page 1: ...0V GaN FETs in the standard 8x8 PQFN package In either buck or boost mode the circuit can be configured for synchronous rectification Jumpers allow use of a single logic input or separate hi lo inputs...

Page 2: ...age ports are provided which can serve as either input or output depending on the configuration boost or buck In either case one FET acts as the active power switch while the other carries the freewhe...

Page 3: ...1 2kW When operating the board at high power 500W an external fan should be used to cool the heatsink on the daughtercard Configurations Figure 4 shows the basic power connections for buck and boost m...

Page 4: ...ide transistor is to be the active switch e g buck mode then the duty cycle of the input source should simply be set to the desired duty cycle D If the low side transistor is to be the active switch e...

Page 5: ...4 99k If a 50 signal source is used and 50 termination is desired then R5 and R6 may be replaced or paralleled with 1206 size 50 resistors Boost mode buck mode operation For buck mode operation A typi...

Page 6: ...tor R4 connected to the DT input The dead time in ns is equal to the resistance in k x 10 so the default value of 12k corresponds to 120ns This will add to any dead time already present in the input s...

Page 7: ...071KL Yageo C2 1 1u C EUC0805 CC0805ZRY5V8BB105 Yageo C3 1 2 2u C EUC0805 C2012X5R1E225K125AC TDK R13 1 2k R US_R0805 RC0805FR 072KL Yageo C5 C6 2 4 7n C EUC1206 C1206C472KDRACTU Kemet R5 R6 2 4 99K...

Page 8: ...R6 R7 R11 R12 A126331CT ND 1 10uF C USC0805 C5 490 5523 1 ND 3 10uF C USC1206 C9 C11 C12 587 2259 1 ND 1 12k R US_R0603 R4 RMCF0603JT12K0CT ND 2 15 R US_R0603 RG1 RG2 P15GCT ND 2 15 R US_R1206 R8 R9...

Page 9: ...April 23 2019 TDHBG1200DC100_0v1 TDHBG1200DC100 User Guide Figure 7a Detailed circuit schematic TDHBG1200DC100...

Page 10: ...April 23 2019 TDHBG1200DC100_0v1 TDHBG1200DC100 User Guide Figure 7b Detailed circuit schematic TDHB 65H070 DC...

Page 11: ...April 23 2019 TDHBG1200DC100_0v1 TDHBG1200DC100 User Guide a TDHBG1200DC100 PCB top layer b TDHBG1200DC100 PCB bottom layer...

Page 12: ...April 23 2019 TDHBG1200DC100_0v1 TDHBG1200DC100 User Guide c TDHBG1200DC100 PCB inner layer 2 ground plane inner layer 3 power plane Figure 8 TDHBG1200DC100 PCB layers a TDHB 65H070L DC PCB top layer...

Page 13: ...the low side gate pulse and half bridge switching node waveform In order to minimize inductance during measurement the tip and the ground of the probe should be directly attached to the sensing point...

Page 14: ...100 duty cycle for the active low side switch Figure 10 Low inductance probing of fast high voltage signals Efficiency has been measured for this circuit in boost mode with 200Vdc in and 400Vdc out s...

Reviews: