background image

 

 

 

5/7 

THAN0210_Rev.1.00_E 

Copyright(C)

 

2016 THine Electronics, Inc. 

THine Electronics, Inc.

Security  E

 

9.

 

Schematic 

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Figure 7 THEVA827 Schematic 

1

1

2

2

3

3

4

4

5

5

6

6

7

7

8

8

D

D

C

C

B

B

A

A

T

it

le

N

u

m

b

er

R

ev

is

io

n

S

iz

e

A

3

D

at

e:

2

0

1

6

/0

3

/0

7

S

h

ee

  

  

  

 o

f

F

il

e:

C

:\

U

se

rs

\.

.\

T

H

E

V

A

8

2

7

-Q

_

R

1

0

0

.S

ch

D

o

c

D

ra

w

n

 B

y

:

T

H

E

V

A

8

2

7

(-

Q

)

1

.0

0

1

1

G

N

D

1

0

u

F

C

2

0

6

G

N

D

V

D

D

S

M

L

-3

1

0

M

T

D

2

0

1

1

5

0

R

2

0

9

G

N

D

V

D

D

M

P

Z

1

6

0

8

R

4

7

1

A

L

2

0

1

1

0

u

F

C

2

0

1

G

N

D

V

D

D

M

P

Z

1

6

0

8

R

4

7

1

A

L

2

0

2

1

0

u

F

C

2

0

2

G

N

D

1

2

0

2

3

4

5

6

7

8

9

1

0

1

1

1

2

1

3

1

4

1

5

1

6

1

7

1

8

1

9

3

0

2

9

2

8

2

7

2

6

2

5

2

4

2

3

2

2

2

1

4

0

3

9

3

8

3

7

3

6

3

5

3

4

3

3

3

2

3

1

4

8

4

7

4

6

4

5

4

4

4

3

4

2

4

1

P

C

N

1

0

-4

8

P

-2

.5

4

D

S

_

2

(N

C

)

H

ea

d

er

2

0

1

V

D

D

G

N

D

R

2

R

3

G

2

G

3

B

4

B

5

B

6

B

7

B

8

B

9

H

S

Y

N

C

V

S

Y

N

C

D

E

G

9

R

4

R

5

R

6

R

7

R

8

R

9

G

4

G

5

G

6

G

7

G

8

C

L

K

IN

1

_

C

O

N

B

2

B

3

V

C

C

L

V

D

S

V

C

C

V

D

D

M

P

Z

1

6

0

8

R

4

7

1

A

L

2

0

3

1

0

u

F

C

2

0

3

G

N

D

P

L

L

V

C

C

S

o

ld

er

 J

u

m

p

er

W

2

0

1

5

2

2

7

1

-3

0

6

9

(N

C

)

1

2

3

4

5

6

7

8

9

1

0

1

1

1

2

1

3

1

4

1

5

1

6

1

7

1

8

1

9

2

0

2

1

2

2

2

3

2

4

2

5

2

6

2

7

2

8

2

9

3

0

C

O

N

2

0

2

T

D

1

+

T

D

1

-

T

C

L

K

1

+

T

C

L

K

1

-

T

C

1

+

T

C

1

-

T

B

1

+

T

B

1

-

T

A

1

+

T

A

1

-

V

D

D

G

N

D

T

D

2

+

T

D

2

-

T

C

L

K

2

+

T

C

L

K

2

-

T

C

2

+

T

C

2

-

T

B

2

+

T

B

2

-

T

A

2

+

T

A

2

-

S

o

ld

er

 J

u

m

p

er

W

2

0

2

T

D

1

+

T

D

1

-

T

C

L

K

1

+

T

C

L

K

1

-

T

C

1

+

T

C

1

-

T

B

1

+

T

B

1

-

T

A

1

+

T

A

1

-

T

D

2

+

T

D

2

-

T

C

L

K

2

+

T

C

L

K

2

-

T

C

2

+

T

C

2

-

T

B

2

+

T

B

2

-

T

A

2

+

R

S

R

2

R

3

G

2

G

3

B

4

B

5

B

6

B

7

B

8

B

9

G

9

R

4

R

5

R

6

R

7

R

8

R

9

G

4

G

5

G

6

G

7

G

8

B

2

B

3

D

E

V

S

Y

N

C

H

S

Y

N

C

C

L

K

IN

R

es

er

v

ed

1

P

D

W

N

O

E

R

/F

P

R

B

S

M

O

D

E

M

A

P

D

D

R

N

6

B

/8

B

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

0

2

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

0

3

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

0

4

G

N

D

R

S

P

D

W

N

O

E

IO

V

C

C

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

0

5

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

0

6

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

0

7

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

0

8

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

0

9

D

D

R

N

M

O

D

E

M

A

P

R

/F

P

R

B

S

1

2

3

3

H

E

A

D

(N

C

)

H

ea

d

er

2

1

0

6

B

/8

B

0

(N

C

)

R

2

1

2

0

R

2

1

3

R

es

er

v

ed

1

G

N

D

V

D

D

M

P

Z

1

6

0

8

R

4

7

1

A

L

2

0

4

1

0

u

F

C

2

0

4

G

N

D

IO

V

C

C

T

A

2

-

0

.1

u

F

C

2

1

8

0

.1

u

F

C

2

2

0

G

N

D

R

1

7

G

1

R

1

6

G

2

R

1

5

F

1

R

1

4

F

2

R

1

3

E

1

R

1

2

E

2

R

1

1

D

1

R

1

0

D

2

G

1

7

J4

G

1

6

H

4

G

1

5

J3

G

1

4

H

3

G

1

3

J2

G

1

2

H

2

G

1

1

J1

G

1

0

H

1

B

1

7

J8

B

1

6

H

8

B

1

5

J7

B

1

4

H

7

B

1

3

J6

B

1

2

H

6

B

1

1

J5

B

1

0

H

5

D

E

G

9

V

S

Y

N

C

H

9

H

S

Y

N

C

J9

C

L

K

IN

F

9

R

S

F

8

R

es

er

v

ed

1

C

3

/P

D

W

N

D

8

O

/E

D

9

R

/F

G

8

P

R

B

S

C

1

M

O

D

E

E

7

M

A

P

E

8

D

D

R

N

E

9

6

B

/8

B

F

7

N

/C

C

2

T

A

1

+

A

1

T

A

1

-

B

1

T

B

1

+

A

2

T

B

1

-

B

2

T

C

1

+

A

3

T

C

1

-

B

3

T

C

L

K

1

+

A

4

T

C

L

K

1

-

B

4

T

D

1

+

A

5

T

D

1

-

B

5

T

A

2

+

A

6

T

A

2

-

B

6

T

B

2

+

A

7

T

B

2

-

B

7

T

C

2

+

A

8

T

C

2

-

B

8

T

C

L

K

2

+

A

9

T

C

L

K

2

-

B

9

T

D

2

+

C

9

T

D

2

-

C

8

P

L

L

V

C

C

C

7

L

V

D

S

V

C

C

C

5

L

V

D

S

V

C

C

D

3

IO

V

C

C

G

7

V

C

C

G

3

V

C

C

G

5

G

N

D

C

4

G

N

D

C

6

G

N

D

D

7

G

N

D

E

3

G

N

D

F

3

G

N

D

G

4

G

N

D

G

6

IC

2

0

2

T

H

C

6

3

L

V

D

8

2

7

0

.0

1

u

F

C

2

1

9

0

.0

1

u

F

C

2

1

7

0

.0

1

u

F

C

2

1

5

0

.1

u

F

C

2

1

6

0

.1

u

F

C

2

1

4

0

.0

1

u

F

C

2

1

3

0

.1

u

F

C

2

1

2

0

.0

1

u

F

C

2

1

1

0

.1

u

F

C

2

1

0

0

.0

1

u

F

C

2

0

9

2

8

2

8

3

6

-2

(N

C

)

1

2

GN

D

VD

D

C

O

N

2

0

1

0

(N

C

)

R

2

0

8

V

D

D

2

0

R

2

0

4

T

P

2

0

1

V

D

D

2

1

0

u

F

C

2

0

5

G

N

D

V

C

C

IO

V

C

C

V

C

C

L

V

D

S

V

C

C

L

V

D

S

V

C

C

P

L

L

V

C

C

1

2

S

M

A

1

0

3

-T

1

6

(N

C

)

S

M

A

2

0

1

0

(N

C

)

R

2

1

1

C

L

K

IN

1

_

C

O

N

0

R

2

1

0

C

L

K

IN

C

L

K

IN

1

_

S

M

A

G

N

D

IN

PU

T

1

GN

D

2

OU

TP

UT

3

GN

D

4

IC

2

0

1

u

P

C

2

9

1

8

B

T

G

N

D

1

0

u

F

C

2

0

7

1

0

u

F

C

2

0

8

G

N

D

V

D

D

1

.8

V

D

D

0

R

2

0

7

0

(N

C

)

R

2

0

3

0

R

2

0

6

0

(N

C

)

R

2

0

2

0

R

2

0

5

0

(N

C

)

R

2

0

1

V

D

D

1

.8

V

D

D

1

.8

V

D

D

1

.8

IO

V

C

C

Summary of Contents for THEVA827

Page 1: ...ximum clock frequency of THC63LVD827 Q is 174MHz 2 Features THC63LVD827 Low power 1 8V CMOS design 1 8 3 3V IO voltage supported Power down mode Wide dot clock range suited for TV signal 480i to 1080p...

Page 2: ...the Board Evaluation board requires 1 8 3 3V power supply Please use CON201 connector typically Figure 2 THEVA827 power supply for evaluation board Power Supply from to Connector power supply can be c...

Page 3: ...s high or low setting can set by connecting pin 2 of 3HEADER and high level or low level a 3HEADER Description b High Level Setting c Low Level Setting Figure 5 Schematic diagram of High Low setting d...

Page 4: ...select MAP Mapping Mode H Mapping MODE1 L Mapping MODE2 MODE MODE Pixel data mode select MODE Function H Single Link Single in Single out L Dual Link Single in Dual out O E OE Output enable H Output E...

Page 5: ...6B 8B 1 2 3 3HEAD NC Header202 1 2 3 3HEAD NC Header203 1 2 3 3HEAD NC Header204 GND RS PDWN OE IOVCC 1 2 3 3HEAD NC Header205 1 2 3 3HEAD NC Header206 1 2 3 3HEAD NC Header207 1 2 3 3HEAD NC Header2...

Page 6: ...202 C203 C204 C205 C206 C207 C208 8 Capacitor1005 1005 0 01uF 16V C209 C211 C213 C215 C217 C219 6 Capacitor1005 1005 0 1uF 16V C210 C212 C214 C216 C218 C220 6 282836 2 282836 2 282836 2 NC 5mm pitch C...

Page 7: ...raffic signal device or other various types of safety device such use must be after applying appropriate measures to the product 5 This product has been designed with the utmost care to accomplish the...

Reviews: