www.ti.com
PCB Layout
7
SBVU056 – December 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
TPS7A54EVM-031 Evaluation Module
Figure 3. Mid Layer 1 Routing
Figure 4. Mid Layer 2 Routing
Figure 5. Bottom Layer Routing