Texas Instruments TPS65295 User Manual Download Page 4

Test Setup and Results

www.ti.com

4

SLUUC02 – February 2019

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated

TPS65295EVM-079, 4.5-V to 18-V

IN

, complete DDR4 power solution

evaluation module

3.2

Input/Output Connections

The TPS65295EVM-079 is provided with input/output connectors and test points as shown in

Table 4

and

Jumpers description shown in

Table 3

. A power supply capable of supplying greater than 8A must be

connected to J1 through a pair of 20-AWG wires or better. The load must be connected to J2 through a
pair of 20-AWG wires or better. The maximum load current capability is 8 A. Wire lengths must be
minimized to reduce losses in the wires.

Table 3. Jumpers

#

FUNCTIONS

COMMENT

J1

Connects the PVIN_VPP and
VCC_5V

Need to jump if share the same
power for PVIN_VPP and
VCC_5V

J6

Connects the VLDOIN and VDDQ

Need to jump when no external
VLDOIN exists on J8

J8

External VLDOIN 1.2V Input for
VTT power input

It is for test, leave NA if not use

J10

VPP and VDDQ buck enable

SLP_S4# pin

J11

VTT enable

VTT_CNTL pin

Buck converter outputs are white and have a label for each location. Close to any of these test points
there are black ground test points to allow for DVM measurement or to use a metal exposed scope probe
to reduce common mode noise measurements. All test points are described in the following

Table 4

.

Table 4. Connection and Test Points

TP#

NAME

SIGNAL

COLOR

TP1

VIN_5V

VCC_5V input or test point for PVIN_VPP

White

TP2

VIN_5V

VCC_5V input or test point for PVIN_VPP

Silver

TP3

VPP

Output voltage for VPP

White

TP4

VPP

Output voltage for VPP

Silver

TP5

GND

GND

Black

TP6

GND

GND

Black

TP7

PVIN

VDDQ Buck power input test point

White

TP8

VDDQ

Output voltage for VDDQ

White

TP9

PVIN

VDDQ Buck power input test point

Silver

TP10

VDDQ

Output voltage for VDDQ

Silver

TP11

GND

GND

Black

TP12

GND

GND

Silver

TP13

GND

GND

Black

TP14

GND

GND

Silver

TP15

VTT

Output voltage for VTT

White

TP16

VLDOIN

VLDOIN input or test point

White

TP17

GND

GND

Black

TP18

GND

GND

Black

TP19

VTTREF

Output voltage for VTTREF

White

TP20

GND

GND

Black

TP21

GND

GND

Black

TP22

PGOOD

Power good signal

White

TP23

SLP_S4#

VPP and VDDQ buck enable

White

TP24

VTT_CNTL

VTT enable

White

Summary of Contents for TPS65295

Page 1: ...Response 5 3 5 Output Voltage Ripple 6 3 6 Power Up 7 3 7 Power Down 7 4 Board Layout 8 5 Board Profile Schematic List of Materials and Reference 11 5 1 Board Profile 11 5 2 Schematic 13 5 3 List of M...

Page 2: ...T at high Z in S3 and discharging VDDQ VTT and VTTREF in S4 S5 state OVP UVP OCP UVLO and thermal shutdown protections are also available The part is available in a thermally enhanced 18 pin HotRod VQ...

Page 3: ...M 079 4 5 V to 18 VIN complete DDR4 power solution evaluation module 3 Test Setup and Results This section describes how to properly connect set up and use the TPS65295EVM 079 The section also include...

Page 4: ...enable SLP_S4 pin J11 VTT enable VTT_CNTL pin Buck converter outputs are white and have a label for each location Close to any of these test points there are black ground test points to allow for DVM...

Page 5: ...voltage to J2 and J4 If PVIN_VPP and VCC_5V share same power supply apply the power at J4 first and then apply J2 If PVIN_VPP and VCC_5V don t share same power supply apply the power at J4 and J2 firs...

Page 6: ...Instruments Incorporated TPS65295EVM 079 4 5 V to 18 VIN complete DDR4 power solution evaluation module 3 5 Output Voltage Ripple The TPS65295EVM 079 output voltage ripple is shown in Figure 4 and Fi...

Page 7: ...ted TPS65295EVM 079 4 5 V to 18 VIN complete DDR4 power solution evaluation module 3 6 Power Up The TPS65295EVM 079 power up waveform relative to SLP_S4 is shown in Figure 6 Figure 6 TPS65295EVM 079 P...

Page 8: ...routing should be as short as possible to minimize EMI and should be a width plane to carry big current enough vias should be added to the PGND connection of output capacitor and also as close to the...

Page 9: ...t 9 SLUUC02 February 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS65295EVM 079 4 5 V to 18 VIN complete DDR4 power solution evaluation module Figure 9 Top Layer...

Page 10: ...0 SLUUC02 February 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS65295EVM 079 4 5 V to 18 VIN complete DDR4 power solution evaluation module Figure 11 Inner2 Laye...

Page 11: ...ntation Feedback Copyright 2019 Texas Instruments Incorporated TPS65295EVM 079 4 5 V to 18 VIN complete DDR4 power solution evaluation module 5 Board Profile Schematic List of Materials and Reference...

Page 12: ...SLUUC02 February 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS65295EVM 079 4 5 V to 18 VIN complete DDR4 power solution evaluation module Figure 14 is the bottom...

Page 13: ...C02 February 2019 Submit Documentation Feedback Copyright 2019 Texas Instruments Incorporated TPS65295EVM 079 4 5 V to 18 VIN complete DDR4 power solution evaluation module 5 2 Schematic Figure 15 is...

Page 14: ...J8 J9 5 Terminal block 3 5 mm pitch 2x1 TH ED555 2DS On Shore Technology J4 J5 2 Terminal block 5 08 mm 2x1 Brass TH ED120 2DS On Shore Technology J10 J11 2 Header 100 mil 3x1 Gold TH PBC03SAAN Sulli...

Page 15: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Page 16: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Page 17: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Page 18: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Page 19: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Page 20: ...e resources are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reprod...

Reviews: