
Header Descriptions
4
SLVUAH0A – November 2015 – Revised July 2017
Copyright © 2015–2017, Texas Instruments Incorporated
TPS65084x Evaluation Module
5
Header Descriptions
There are 7 sets of headers which are used to provide greater access to several signals.
Table 2. Headers
Jumper
Description
Jumper Default Position
J21
Option to bypass the on-board 5-V external buck for the input
to BUCK3, BUCK4, BUCK5, and V5ANA. 4 GND pins
provided here as well.
VIN_BUCK345_ANA connected to BUCK5V with two
jumpers to accommodate high current
J22
Option to bypass LDO5V for the input to DRV5V_2_A1 and
DRV5V_1_6
VIN_DRV connected to LDO5V
J23
Option to bypass the on-board 3.3-V external buck for the
input to SWA1. 2 GND pins provided here as well.
VIN_SWA1 connected to BUCK3P3V
J24
Option to bypass BUCKX_1P8V (1.8 V) for the input to
LDOA2_A3
VIN_LDOA2_A3 connected to BUCKX_1P8V
J25
Option to bypass BUCKX_1P8V (1.8 V) for the input to SWB
VIN_SWB connected to BUCKX_1P8V
J33
SDA, SCL, and GND
Not intended for a jumper
6
Control, GPO, and External VRs
The EVM features a set of DIP switches for controlling CTL1–6 and 6 LEDs for GPO indicators. It also has
built-in USB2ANY circuitry which utilizes an on-board MSP430 to enable the GUI to communicate with the
device through a USB cable. Finally, it features an on-board TPS51285 device which provides 3.3- and 5-
V rails from VSYS for use by BUCK3, BUCK4, BUCK5, V5ANA, and SWA1. Pads exist for the addition of
Samtec HSEC8-110-01-S-DV-A vertical edge rate card sockets.
•
For the CTL switches, S1, the “OFF” position is an open circuit and the CTL signal is pulled up to the
corresponding rail. The “ON” position forces the CTL signal to GND.
•
The LED order is D6, D1, D4, D5, D2, D3 with the resulting signal order from left to right being: USB,
RSMRSTB, VCCAPWROK, IRQB, DRAMPWROK, COREPWROK.
•
Due to the active low polarity of the IRQB signal, the IRQB LED input has been inverted so that a low
IRQB turns the LED on. As a result, when VSYS is present but PMIC_EN is low, the IRQB LED turns
on even though there is no interrupt since the device is off.
Table 3. Other Connectors
Designator
Description
S1
In order from left to write, the switches are for: PMICEN, DDR_SEL, SLP_S0IXB, SLP_S3B, SLP_S4B,
DDRVTTCTRL. Note: the “ON” (up) position shorts the CTL signals to GND. As a result, to enable an active high
signal, the switch should be set to the “OFF” (down) position.
D6
Indicator light for successful USB connection.
D1
GPO1 - RSMRSTB status indicator
D2
GPO2 – DRAMPWROK status indicator
D3
GPO3 – COREPWROK status indicator
D4
GPO4 – VCCAPWROK status indicator
D5
Inverted IRQB status indicator (since IRQB is active low)