Texas Instruments TPS16630-32EVM, User Manual

Page: 6 / 20

General Configurations
www.ti.com
6 SLVUBI9A – October 2018 – Revised March 2019
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
TPS16630-32EVM: Evaluation Module for TPS1663x
3.4 Test Procedure
NOTE: CH1 and CH2 can be tested one by one with a single power supply and the load.
3.4.1 Preliminary Tests
1. Turn on the power supply and set the output voltage and the current limit according to Table 6 .
Table 6. Power Supply Setting for the TPS16630-32EVM
EVM Channel Voltage Set Point Power Supply Current
Limit
TPS16630-32EVM CH1 24 V 8 A
CH2 24 V 8 A
2. Turn on the load and set the load resistance to 24- Ω ±1 Ω .
3. Disable the power supply, load and hook up the TPS16630-32EVM assembly as shown in Figure 1
4. Make sure the default evaluation board jumper settings are as shown in Table 7 .
Table 7. Default Jumper Setting for the TPS16630-32EVM
J1 J2 J4 J5 J6
CH1 Install Install 1-2 Do not Install Do not Install
J7 J8 J10 J11 J12
CH2 Install Install 1-2 Do not Install Do not Install
5. Enable the power supply and the load.
6. Connect the negative probe of the DMM to test point TP5 or TP14, the positive probe to the respective
test points and verify that the voltages shown in Table 8 are obtained.
Table 8. TPS16630-32EVM DMM Readings at Different Test Points
Voltage test on (CH1) Measured Voltage Reading Voltage test on (CH2) Measured Voltage Reading
VIN_SYS1 (TP3) 24 V ±1 V DC VIN_SYS2 (TP12) 24 V ±1 V DC
VOUT1 (TP4) 24 V ±1 V DC VOUT2 (TP13) 24 V ±1 V DC
IMON1 (TP8) 0.83 V ±0.2 V DC IMON2 (TP17) 0.83 V ±0.2 V DC
FLTb1 (TP1) 22.6 V ±0.5 V DC FLTb2 (TP10) 22.6 V ±0.5 V DC
SHDNb1 (TP2) 2.7 V ±0.5 V DC SHDNb2 (TP11) 2.7 V ±0.5 V DC
7. Press the CH1/CH2 shutdown switch S1/S2 and verify the CH1/CH2 output voltage VOUT1/VOUT2
drops to zero. Release the S1/S2 switch and verify the output voltage resumes to nominal 24-V ±1 V.
8. Disable the power supply and the load.
3.4.2 UVLO, OVP Tests
Follow the instructions to verify undervoltage and overvoltage levels of the device:
1. Set the load resistance to 24- Ω ±1 Ω and the power supply voltage to 24 V. Enable the power supply
and the load.
2. Increase the CH1 input voltage (VIN1) and monitor the output voltage (VOUT1). Verify that VOUT1
increases as VN1 increases and drops to zero when VIN1 exceeds 33-V ±1 V (CH1 OVP limit).
3. Reduce the CH1 input voltage and verify that the output turns on at 31-V ±1 V.
4. Further reduce the CH1 input voltage and verify that VOUT1 reduces as VN1 reduces and drops to
zero when VIN1 falls below 18-V ±1 V (CH1 UVLO limit).
5. Increase the CH2 input voltage (VIN2) and monitor the output voltage (VOUT2). Verify that VOUT2
increases as VN2 increases and clamps to 35 V when VIN2 exceeds 35-V ±1 V (CH2 OV Clamp limit).