Texas Instruments SN6507DGQEVM, User Manual, Page: 5 / 18

4 EVM Configuration Options
The pin diagram of SN6507 in the DGQ package is shown in Figure 4-1 .
6
7
9
10
4
3
2
1
5
8
EN/UVLO
VCC
GND
SW1
DC
CLK
SS/ILIM
GND
SW2
SR
DGQ PACKAGE
(TOP VIEW)
Thermal
Pad
(11)
Figure 4-1. SN6507 Pinout
The SN6507DGQEVM is designed for flexibility in evaluation of the SN6507 device by providing placeholder
options for several external components. The SN6507 pin-configurable options, snubber circuit components,
full-bridge output configurations, LDO output, and the isolation transformer itself may all be adjusted using
component-footprint and jumper provisions on this EVM. The transformer footprint, T1, is compatible with many
commercially-available push-pull isolation transformers. The EVM PCB is shown in
Figure 4-2 .
Figure 4-2. SN6507DGQEVM Top View
Details for the various configuration options of the SN6507 EVM are listed below.
Pin-configurations using RCs: Configuration options for pin-adjustable features of SN6507, including Enable,
UVLO, SW1/SW2 switching frequency (CLK), duty cycle control, slew rate adjustment, soft-start time, and
over-current protection limit can be found in the SN6507 data sheet. Corresponding component footprints on this
EVM are as follows:
• Ruv1 and Ruv2 correspond to RENT and RENB for UVLO and EN programming
www.ti.com EVM Configuration Options
SLLU346 – APRIL 2022
Submit Document Feedback
SN6507DGQEVM Low-Emissions 500 mA Push-Pull Transformer Driver for
Isolated Power Supplies Evaluation Module
5
Copyright © 2022 Texas Instruments Incorporated