Texas Instruments OMAP36 Series, Technical Reference Manual

Page: 2473 / 3738

32K_FCLK
SOC
EOCZ
TEMP[7:0]
11–14
cycles 36 cycles
4 cycles
scm-031
32K_FCLK
SOC
EOCZ
TEMP[7:0]
11–14
cycles 36 cycles
4 cycles 4 cycles
scm-032
Public Version
www.ti.com
SCM Functional Description
Figure 13-15. Single Conversion Mode (CONTCONV = 0)
13.4.6.2.2 Continuous Conversion Mode (CONTCONV = 1)
When the ADC is idle (EOCZ = 0), it is possible to ask for a single temperature conversion. To initiate a
new conversion, the SOC signal must be asserted and maintained high until the EOCZ signal goes high,
after which the SOC must be made low by writing 0 to the CONTROL.
CONTROL_TEMP_SENSOR [9]
SOC bit. The ADC starts converting continuously, and when a conversion is complete, data is written to
the CONTROL.
CONTROL_TEMP_SENSOR [7:0] TEMP bits and EOCZ goes low after four clock cycles.
Figure 13-16 shows the timing sequence for a continuous temperature conversion.
Figure 13-16. Continuous Conversion Mode (CONTCONV = 1)
13.4.6.2.3 ADC Codes Versus Temperature
Table 13-11 gives the temperature corresponding to each value of the
CONTROL. CONTROL_TEMP_SENSOR [7:0] TEMP bits.
Table 13-11. ADC Code Versus Temperature
ADC Temperature °C ADC Temperature °C ADC Temperature °C ADC Temperature °C
Code Code Code Code
From To From To From To From To
0 – 40 – 40 32 – 5 – 3.5 64 50 52 96 105 107
1 – 40 – 40 33 – 3.5 – 1.5 65 52 53.5 97 107 109
2 – 40 – 40 34 – 1.5 0 66 53.5 55 98 109 111
3 – 40 – 40 35 0 2 67 55 57 99 111 113
4 – 40 – 40 36 2 3.5 68 57 58.5 100 113 115
5 – 40 – 40 37 3.5 5 69 58.5 60 101 115 117
6 – 40 – 40 38 5 6.5 70 60 62 102 117 118.5
7 – 40 – 40 39 6.5 8.5 71 62 64 103 118.5 120
8 – 40 – 40 40 8.5 10 72 64 66 104 120 122
9 – 40 – 40 41 10 12 73 66 68 105 122 123.5
2473 SWPU177N – December 2009 – Revised November 2010 System Control Module
Copyright © 2009–2010, Texas Instruments Incorporated