Public Version
www.ti.com
Display Subsystem Use Cases and Tips
Table 7-77. Up-Sampling Vertical Filter Coefficients (Three Taps)
Phases
VidFIRVC
2
()
VidFIRVC
1
()
VidFIRVC
0
()
0
0
128
0
1
3
123
2
2
12
111
5
3
32
89
7
4
0
64
64
5
7
89
32
6
5
111
12
7
2
123
3
gives the 40 coefficients to program the vertical upsampling (5-tap configuration).
Table 7-78. Up-Sampling Vertical Filter Coefficients (Five Taps)
Phases
VidFIRVC
22
()
VidFIRVC
2
()
VidFIRVC
1
()
VidFIRVC
0
()
VidFIRVC
00
()
0
0
0
128
0
0
1
-1
13
124
-8
0
2
-2
30
112
-11
-1
3
-5
51
95
-11
-2
4
0
-9
73
73
-9
5
-2
-11
95
51
-5
6
-1
-11
112
30
-2
7
0
-8
124
13
-1
gives the 40 coefficients to program the horizontal upsampling (5-tap configuration).
Table 7-79. Up-Sampling Horizontal Filter Coefficients (Five Taps)
Phases
VidFIRHC
4
()
VidFIRHC
3
(
VidFIRHC
2
()
VidFIRHC
1
()
VidFIRHC
0
()
)
0
0
0
128
0
0
1
-1
13
124
-8
0
2
-2
30
112
-11
-1
3
-5
51
95
-11
-2
4
0
-9
73
73
-9
5
-2
-11
95
51
-5
6
-1
-11
112
30
-2
7
0
-8
124
13
-1
The upsampling coefficients register configuration (vertical three taps and horizontal five taps) is the
following:
•
DSS.DISPC_VIDn_FIR_COEF_H0 = 0x00800000
•
DSS.DISPC_VIDn_FIR_COEF_HV0 = 0x00800000
•
DSS.DISPC_VIDn_FIR_COEF_H1 = 0x0D7CF800
•
DSS.DISPC_VIDn_FIR_COEF_HV1 = 0x037B02FF
•
DSS.DISPC_VIDn_FIR_COEF_H2 = 0x1E70F5FF
•
DSS.DISPC_VIDn_FIR_COEF_HV2 = 0x0C6F05FE
•
DSS.DISPC_VIDn_FIR_COEF_H3 = 0x335FF5FE
•
DSS.DISPC_VIDn_FIR_COEF_HV3 = 0x205907FB
•
DSS.DISPC_VIDn_FIR_COEF_H4 = 0xF74949F7
•
DSS.DISPC_VIDn_FIR_COEF_HV4 = 0x00404000
•
DSS.DISPC_VIDn_FIR_COEF_H5 = 0xF55F33FB
•
DSS.DISPC_VIDn_FIR_COEF_HV5 = 0x075920FE
1785
SWPU177N – December 2009 – Revised November 2010
Display Subsystem
Copyright © 2009–2010, Texas Instruments Incorporated