background image

3 Jumpers and connectors

LP877451Q1EVM has many terminal blocks, jumpers and test points to offer certain flexibility to help users to 
verify the EVM according to their application conditions. However, the EVM is pre-configured with default jumper 
settings and users can power up the regulators without the need of jumper modifications. Setting these jumpers 
correctly for the correct function of the EVM is important. 

Table 3-1

 lists all the terminal blocks on the EVM and 

Table 3-2

 lists the jumpers and their functionality. All the terminal blocks are marked with polarity and Pin 1 of 

test points / jumpers are marked with white dot for identification purpose. To understand more about the jumper 
functionality, see the schematic diagrams in 

Section 6.1

.

Table 3-1. Terminal Blocks

Terminal Block Number

Terminal Block Name

Description

J1

VIN 3.3V

3.3 V External Input Voltage

J17

VIO_LDO

Terminal block for VIO_LDO 
Output

J18

BOOST

Terminal block for BOOST Output

J24

BUCK1

Terminal block for BUCK1 Output

J25

BUCK3

Terminal block for BUCK3 Output

J26

BUCK2

Terminal block for BUCK2 Output

J30

J30

USB Connector

J33

VBAT

5 V - 20 V Input

Table 3-2. Configuration Jumpers

Jumper/Connector Number

Jumper/Connector Name

Configuration

Description

J2

WD_DIS

Closed (Default)

Pull down resistor in CS_SPI pin 
enabled which will disable Q&A 
watchdog during the PMIC power 
up. For this to be effective, USB 
cable should not be connected 
to the EVM when the PMIC 
is powered up. If USB cable 
is connected before PMIC is 
powered up, USB MCU will 
drive this pin high (through 
CS_SPI_WD at J15) during the 
startup

Open

Q&A watchdog not disabled 
during the PMIC power up

J3

EN_PVIN_3V3

Closed (Default)

Connects PMIC ENABLE pin 
to PVIN_Bx pins (PVIN_3V3) 
through a pull up resistor and 
device gets enabled as soon as 
3.3 V is generated/applied

Open

If PMIC needs to be enabled 
through USB/GUI or through pre-
regulator PGOOD signal, then 
this jumper must be kept open

J4

PVIN_3V3

Option 1: Pins 1/3 and 2/4 

3V3_PREREG (Default)

PVIN_3V3 connected to 
preregulator output.
J4-Option-2 must be open and J5 
must be open.

Option 2: Pins 5/7 and 6/8 3V3_PS

PVIN_3V3 connected to external 
3.3V supply (J1).
J4-Option-1 must be open and J5 
must be open.

Jumpers and connectors

www.ti.com

4

LP877451Q1EVM Evaluation Module

SNVU769A – SEPTEMBER 2021 – REVISED OCTOBER 2022

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Summary of Contents for LP87745-Q1

Page 1: ... software user interface LP87745 Q1 GUI By default LP877451Q1EVM has LP877451A1RXVRQ1 device OTP version 17 6 MHz Low noise use case BOM but this EVM can also be used to evaluate another OTP device from LP8774x Q1 product family CAUTION Hot surface Contact may cause burns Do not touch Table of Contents 1 Top View with Basic External Connections 2 2 Input Output Voltages and Load Current Requiremen...

Page 2: ...heir respective owners 1 Top View with Basic External Connections Figure 1 1 shows the top view diagram of the EVM along with basic connections By default EVM is configured to power up through VBAT supply through onboard 12 V VIN to 3 3 V VOUT pre regulator EVM can also be powered through external 3 3 V supply or through USB port Please refer to Table 3 2 for the right jumper configuration for eac...

Page 3: ...ot be loaded Table 2 1 lists the input and output voltage for each regulator and their maximum load current requirements Refer LP87745 Q1 device data sheet for more information about device electrical characteristics and its features Table 2 1 Input and Output Voltages and Load Current Requirements Regulator Name Input Supply Voltage at PMIC Supply Pin Output Voltage Maximum Load Current BUCK1 3 0...

Page 4: ... USB Connector J33 VBAT 5 V 20 V Input Table 3 2 Configuration Jumpers Jumper Connector Number Jumper Connector Name Configuration Description J2 WD_DIS Closed Default Pull down resistor in CS_SPI pin enabled which will disable Q A watchdog during the PMIC power up For this to be effective USB cable should not be connected to the EVM when the PMIC is powered up If USB cable is connected before PMI...

Page 5: ...nput signal J10 VMON1_SEL Pins 1 and 2 Default open VMON1 reference voltage generated from voltage divider on VIO supply Pins 2 and 3 Default open VMON1 voltage taken from BUCK1 1 8 V output J12 nRSTOUT Pins 1 and 2 Default Connects PMIC nRSTOUT signal to MCU port directly Pins 2 and 3 Connects PMIC nRSTOUT signal to MCU port through level shifter series resistors must be mounted if this option is...

Page 6: ... a level shifter series resistors need to be mounted if this option is used J16 nERR_GPO2 Pins 1 and 2 Default Connects PMIC nERR_GPO signal to MCU port directly Pins 2 and 3 Connects PMIC nERR_GPO2 signal to MCU port through level shifter series resistors must be mounted if this option is used 3 1 Test Points Table 3 3 lists all the available connectors on the EVM Table 3 3 Test Points on the EVM...

Page 7: ... J29 SMA connector for BUCK1 noise measurement J31 USB_5V_S Test point to measure 5 V supply from USB cable www ti com Jumpers and connectors SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback LP877451Q1EVM Evaluation Module 7 Copyright 2022 Texas Instruments Incorporated ...

Page 8: ...uring jumpers and using GUI 4 1 GUI Texas Instruments provides a simple to use LP87745 Q1 GUI tool to enable configure and evaluate the various features of the LP87745 Q1 device on the EVM Please refer to the GUI README md file in the GUI tool s Help View README md tab for a more detailed description of this tool The GUI will run on most PC platforms and requires a USB port for connecting the EVM ...

Page 9: ...TUS 0x9B to unlock the configuration registers for write operation CRC can be disabled by writing CONFIG_CRC_EN 0h through Console window Options Show Console or GUI Register Map Page For example output voltages startup and shutdown delays and peak current limits can be changed for each buck converter www ti com Getting Started SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback ...

Page 10: ...ster map page shown in Figure 4 3 registers can be read or written to Getting Started www ti com 10 LP877451Q1EVM Evaluation Module SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback Copyright 2022 Texas Instruments Incorporated ...

Page 11: ...re 4 3 GUI Register Map Page www ti com Getting Started SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback LP877451Q1EVM Evaluation Module 11 Copyright 2022 Texas Instruments Incorporated ...

Page 12: ... answer bytes to the WD_ANSWER 7 0 bits The fourth answer byte Answer 0 must be provided in Window 2 After the MCU writes the fourth Answer 0 to WD_ANSWER 7 0 the Watchdog generates the next question within 1 Internal System Clock Cycle after which the next Watchdog Sequence Q A n 1 begins Write to WD_ANSWER 7 0 Answer 3 MCU provides answer 2 Answer Read bits WD_ QUESTION 3 0 MCU reads question 1 ...

Page 13: ...dation Configuration Figure 5 3 GUI Watchdog Configuration www ti com Watchdog SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback LP877451Q1EVM Evaluation Module 13 Copyright 2022 Texas Instruments Incorporated ...

Page 14: ...e schematics layout and the bill of materials for the LP87745Q1EVM Schematics Layout and BOM www ti com 14 LP877451Q1EVM Evaluation Module SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback Copyright 2022 Texas Instruments Incorporated ...

Page 15: ...M schematics and different layers of the layout Figure 6 1 PMIC Schematic www ti com Schematics Layout and BOM SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback LP877451Q1EVM Evaluation Module 15 Copyright 2022 Texas Instruments Incorporated ...

Page 16: ... Preregulator Schematic Schematics Layout and BOM www ti com 16 LP877451Q1EVM Evaluation Module SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback Copyright 2022 Texas Instruments Incorporated ...

Page 17: ...e 6 3 MCU Schematic www ti com Schematics Layout and BOM SNVU769A SEPTEMBER 2021 REVISED OCTOBER 2022 Submit Document Feedback LP877451Q1EVM Evaluation Module 17 Copyright 2022 Texas Instruments Incorporated ...

Page 18: ...3 Components List Table 6 1 lists all the components on the EVM Table 6 1 Components list Designator Quantity Description PartNumber Manufacturer PCB1 1 Printed Circuit Board BMC083 Any C1 C17 C56 C57 C58 C76 C81 C83 C84 C86 C93 C94 12 CAP CERM 0 1 uF 16 V 10 X7R 0402 GCM155R71C104KA55D MuRata Schematics Layout and BOM www ti com 18 LP877451Q1EVM Evaluation Module SNVU769A SEPTEMBER 2021 REVISED O...

Page 19: ...C50 C51 C52 C107 C112 5 CAP CER 0603 1UF 10V X7R 10 C0603C105K8RACAUTO KEMET C53 C54 C55 3 CAP CERM 0 22 uF 16 V 10 X7R 0402 GRM155R71C224KA12D MuRata C69 C70 C72 C75 C77 C78 C79 C80 C82 C85 10 CAP CERM 2 2 uF 6 3 V 10 X7R AEC Q200 Grade 1 0603 GCM188R70J225KE22D MuRata C71 1 CAP CERM 3300 pF 50 V 10 X7R 0603 C0603C332K5RACTU Kemet C73 C74 2 CAP CERM 12 pF 50 V 5 C0G NP0 AEC Q200 Grade 1 0402 CGA2...

Page 20: ...lded Composite 4 7 uH 4 5 A 0 0401 ohm SMD XAL4030 472MEB Coilcraft L3 1 Inductor Shielded Metal Composite 1 5 µH 2 3 A 0 11 ohm AEC Q200 Grade 0 SMD TFM201610ALMA1R5MTAA TDK L4 L5 L6 3 240nH Shielded Thin Film Inductor 5A 23mOhm Max 0806 2016 Metric TFM201610ALMAR24MTAA TDK L7 L8 L9 L13 4 30 Ohms 100MHz 1 Power Line Ferrite Bead 0805 2012 Metric 6A 10mOhm MPZ2012S300ATD25 TDK L10 L11 L12 3 Induct...

Page 21: ...AEC Q200 Grade 0 0402 CRCW0402200KJNED Vishay Dale R65 1 RES 1 00 1 0 1 W 0603 RC0603FR 071RL Yageo R78 1 RES 255 k 1 0 1 W 0603 RC0603FR 07255KL Yageo R79 1 RES 0 51 1 0 25 W 0805 CRM0805 FX R510ELF Bourns R83 1 RES 1 00 k 1 0 1 W 0603 RC0603FR 071KL Yageo R84 1 RES 43 2 k 1 0 1 W AEC Q200 Grade 0 0603 CRCW060343K2FKEA Vishay Dale R85 1 RES 100 5 0 1 W AEC Q200 Grade 0 0603 CRCW0603100RJNEA Visha...

Page 22: ...ramic Capacitors for Automotive GCM188D70J106ME36D Murata C104 0 CAP CERM 1000 pF 50 V 10 X7R 0603 C0603C102K5RACTU Kemet J19 J20 0 Receptacle 2 5mm 3x2 Gold SMT 6651712 1 TE Connectivity R2 R10 0 RES 20 0 k 1 0 1 W AEC Q200 Grade 0 0603 CRCW060320K0FKEA Vishay Dale R6 R12 R20 R53 R54 R55 R56 R57 R58 R59 R60 0 RES 0 5 0 063 W AEC Q200 Grade 0 0402 CRCW04020000Z0ED Vishay Dale R19 R21 R23 0 RES 100...

Page 23: ...o change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and display of these resources is prohibited No license is granted to any other TI intellectual property right or to any third party intellectual property right TI disclaims responsibility for and you will fully indemn...

Reviews: