4 Power-Supply Connections
Connect the power-supply source and ground to the terminal block labeled
J1
as shown in
.
Alternatively, connect the power-supply source to
TP1
, and connect the ground of the power-supply
TP2
.
Decoupling capacitors and a ferrite bead isolate the EVM power from the LMK1C1104 device power pins.
TP1 and TP2:
Connect VDD to TP1
Connect GND to TP2
J1
Terminal
Block
Figure 4-1. Power Supply Connection Locations
The LMK1C1104EVM operates from a single 3.3-V / 2.5-V / 1.8-V supply.
5 Enabling/Disabling the Outputs
The enable pin, 1G, of the LMK1C1104 can be controlled using jumper
J3
. Pull 1G to VDD by shunting pins 2
and 3 of J3 to enable the outputs as shown in
. Leave 1G floating or pull to GND to disable the
outputs.
J3:
Shunt pins 2 (1G) and
3 (VDD) to enable the
outputs
Figure 5-1. J3 Jumper Location
Power-Supply Connections
SNAU249A – DECEMBER 2019 – REVISED DECEMBER 2020
LMK1C1104 Low-Additive, Phase-Noise LVCMOS Clock Buffer Evaluation
Board
3
Copyright © 2020 Texas Instruments Incorporated