Texas Instruments DS90UB913A-CXEVM, User Manual, Page: 23 / 67

DIN2
DIN4
DIN6
DIN8
SDA
SCL
CLKO
DIN0
DIN3
DIN5
DIN7
DIN9
HS
VS
DIN1
GND
VDD5V
NO-STUFF: JP10,R67-70, 72-79, 81-84
BUS AT 100 MB/S, MATCH LENGTH TO 500MIL JP1 TO JP10
S_PCLK
22 R102
DNP
DNP
S_PCLK
PCLK
GND GND
22 R101 PCLK_U20
VDD3P3
GND
S_PCLK
PCLK PCLK_U20
S_PCLK
PCLK_IN
PCLK_IN
PCLK_OUT
PCLK_OUT
PCLK_IN
PCLK_OUT_BYPASS
PCLK_OUT_FREQ_ MULT
Layout Note: R104 Closer to JP10 pin 17 ,
PCLK PCLK_U20
0 R82 DNP
DNP
0 R81 DNP
DNP
0 R79 DNP
DNP
0 R84 DNP
DNP
0 R68 DNP
DNP
0 R83 DNP
DNP
0 R78 DNP
DNP
0 R77 DNP
DNP
0 R76 DNP
DNP
0 R67 DNP
DNP
0 R73 DNP
DNP
0 R69 DNP
DNP
0 R70 DNP
DNP
0 R72 DNP
DNP
0 R75 DNP
DNP
0
R104
0
R105
0 R106
DNP
DNP
2.2 µH
L15
0.1µF
C101
0.01µF
C102
10µF
C103
IN
2
FBIN
1
OUT1
6
OUT2
8
VDD
7
GND
3
FS0
4
FS1
5
U20
CY2302SXI-1
0
R107
DNP
DNP
0
R108
DNP
DNP
1 2
3 4
5 6
7 8
9 10
11 12
13 14
15
17
19
21
23
25
27
29
31 16
18
20
22
24
26
28
30
32
DNP
JP10
TSW-116-07-G-D
DNP
Copyright © 2016, Texas Instruments Incorporated
Header to External Imager
www.ti.com
DS90UB913A-CXEVM Serializer Board Schematic
23 SNLU135B – June 2013 – Revised April 2016
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Schematics
3. Header Adapter to Imager for Serializer Board