Texas Instruments DS320PR412-421EVM, User Manual

Page: 7 / 31

2.7 DS320PR412-421EVM Global Controls
Table 2-7 shows the DS320PR412, DS320PR421, SN75LVPE5412 and SN75LVPE5421 EVM global controls
that affect all devices on the board.
Table 2-7. EVM Global Controls
COMPONENT NAME FUNCTION OR DESCRIPTION
J1 DS320PR412-0 VCC
Pins 1-2 : PCIe Connector VCC
Pins 2-3:
Regulator 3.3V
J2 DS320PR412-1 VCC
Pins 1-2 : PCIe Connector VCC
Pins 2-3:
Regulator 3.3V
J3 DS320PR421-2 VCC
Pins 1-2 : PCIe Connector VCC
Pins 2-3:
Regulator 3.3V
J4 DS320PR421-3 VCC
Pins 1-2 : PCIe Connector VCC
Pins 2-3:
Regulator 3.3V
J5 PCIe JTAG TRST
1-2: Edge Finger to PCIe-B
3-4 Edge Finger to PCIe A + B
5-6 Edge Finger to PCIe-A
J6 PCIe JTAG TCK
1-2: Edge Finger to PCIe-B
3-4 Edge Finger to PCIe A + B
5-6 Edge Finger to PCIe-A
J7 PCIe TDI
1-2: Edge Finger to PCIe-B
3-4 Edge Finger to PCIe A + B
5-6 Edge Finger to PCIe-A
J8 PCIe TDO
1-2: Edge Finger to PCIe-B
3-4 Edge Finger to PCIe A + B
5-6 Edge Finger to PCIe-A
J9 PCIe TMS
1-2: Edge Finger to PCIe-B
3-4 Edge Finger to PCIe A + B
5-6 Edge Finger to PCIe-A
J10
Board Regulator 3.3-V
Output
Pin 1 : Board 3.3V
Pin 2: GND
J11 Board 12-V Supply Pin 1 : Board 12V
Pin 2: GND
JMP7 MUX SEL 1-2 : PCIe Edge Finger to PCIe-B
2-3: PCIe Edge Finger to PCIe-A
JMP8 Redriver PD 1-2 : Power Down
2-3: Normal Operation
JMP17 I2C Interface Sel 1-2 : USB2ANY
2-3: Aardvark
JMP18 CLK Buffer Enable 1-2 : Disabled
2-3: Enabled
JMP19 CLK Buffer Input Sel 1-2 : CLKIN1
2-3: CLKIN0
JMP20 CLK Buffer Ref. Out 1-2 : Enabled
2-3: Disabled
www.ti.com Description
SNLU301 – NOVEMBER 2021
Submit Document Feedback
DS320PR412-421EVM User's Guide 7
Copyright © 2021 Texas Instruments Incorporated