www.ti.com
Schematic, PCB Layout, and BOM
7
SLYU045A – December 2017 – Revised November 2019
Submit Documentation Feedback
Copyright © 2017–2019, Texas Instruments Incorporated
DRV5011-5012EVM
5.2
PCB Layout
Figure 4
through
Figure 9
illustrate the PCB layout for the DRV5011-5012EVM.
Figure 4. Top Overlay
Figure 5. Top Layer