background image

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (

www.ti.com/legal/termsofsale.html

or other applicable terms available either on

ti.com

or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable

warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2019, Texas Instruments Incorporated

Summary of Contents for DRV5011-5012EVM

Page 1: ...bes the characteristics operation and use of the DRV5011 5012EVM evaluation module EVM This EVM is designed to evaluate the performance of the DRV5011 and DRV5012 ultra low power digital latch Hall ef...

Page 2: ...1 C1 C7 5 4 2 U1 U3 5 4 3 U4 U7 5 4 4 R1 R2 5 4 5 R3 D1 5 4 6 J1 5 5 Schematic PCB Layout and BOM 6 5 1 Schematic 6 5 2 PCB Layout 7 5 3 Bill of Materials 10 List of Figures 1 DRV5011 Center Board Sch...

Page 3: ...n Center if any component is missing TI highly recommends checking the DRV5011 and DRV5012 product folders on the TI website at www ti com for further information regarding this product Table 1 DRV501...

Page 4: ...011 and DRV5012 data sheets for comprehensive information about the DRV5011 and DRV5012 devices respectively 3 Quick Start Setup and Use The following are instructions to set up and use the DRV5011 50...

Page 5: ...U6 and U7 are DRV5011 devices U4 U5 and U6 are installed on removable coupon boards U7 is installed on the central board and attached to the USB connector and LED 4 4 R1 R2 R1 is a current limiting r...

Page 6: ...Layout and BOM NOTE Board layouts are not to scale These figures are intended to show how the board is laid out The figures are not intended to be used for manufacturing DRV5011 5012EVM PCBs 5 1 Sche...

Page 7: ...er 2017 Revised November 2019 Submit Documentation Feedback Copyright 2017 2019 Texas Instruments Incorporated DRV5011 5012EVM 5 2 PCB Layout Figure 4 through Figure 9 illustrate the PCB layout for th...

Page 8: ...ayout and BOM www ti com 8 SLYU045A December 2017 Revised November 2019 Submit Documentation Feedback Copyright 2017 2019 Texas Instruments Incorporated DRV5011 5012EVM Figure 6 Bottom Layer Figure 7...

Page 9: ...hematic PCB Layout and BOM 9 SLYU045A December 2017 Revised November 2019 Submit Documentation Feedback Copyright 2017 2019 Texas Instruments Incorporated DRV5011 5012EVM Figure 8 Drill Drawing Figure...

Page 10: ...5 Position R A SMT 10103592 0001LF FCI R1 1 100 RES 100 5 0 25 W AEC Q200 Grade 0 0603 0603 ESR03EZPJ101 Rohm R2 0 1M RES 1 0 M 5 0 1 W 0603 0603 CRCW06031M00JN EA Vishay Dale R3 1 470 RES 470 5 0 1...

Page 11: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Page 12: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Page 13: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Page 14: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Page 15: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Page 16: ...e resources are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reprod...

Reviews: