www.ti.com
EVM Operation
6
EVM Operation
This section provides information on the analog input, digital control, and general operating conditions of
the DAC8562EVM.
6.1
Analog Output
The DACx562 has two analog outputs that are available at the J1 header. Each of these outputs are
referenced to the board ground. Additionally, the J1 header is also used to either input an external
reference voltage, or read back the internal reference voltage of the DACx562. Depending on the JP3
configuration and the DACx562 internal reference status, the J1.19 pin may be used to input an external
source. The J1.15 pin is used to read back the DAC buffered internal reference when it is enabled.
The DAC8562EVM also has the option to install a bipolar circuit to evaluate using the DACx562 in bipolar
applications. After the necessary components are installed, the bipolar output from the external
operational amplifier is routed to J1.10.
6.2
Digital Control
The digital control signals can be applied directly to J2 (top or bottom side). The modular DAC8562EVM
can also be connected directly to a DSP or microcontroller interface board, such as the MMB0 DSP board
available from Texas Instruments.
No specific evaluation software is provided with this EVM. However, various code examples are available
that show how to use EVMs with a variety of digital signal processors from Texas Instruments. Check the
respective product folders on the
TI web site
or send an e-mail to
for a listing of
available code examples. The EVM Gerber files are available on request.
6.3
Default Jumper Settings and Switch Positions
Table 4
lists the jumpers and the functionality of each that is available on the DAC8562EVM.
Table 4. DAC8562EVM Jumpers
Jumper
Name
Description
JP1
LDAC Control
LDAC control pin; pulled high by default.
Apply shunt to tie pin to ground.
JP2
CLR Control
CLR control pin; pulled high by default.
Apply shunt to tie pin to ground.
JP3
REF Selection
DAC reference selection control
JP4
AVDD Selection
AVDD selection control
JP5
SYNC Control
Routes SYNC control to use either J2.1 or
J2.7 and J2.9
JP6
LDAC Control
Routes LDAC control to either J2.15 or
J2.17
7
SBAU183A
–
May 2011
–
Revised June 2011
DAC7562EVM, DAC8562EVM
Submit Documentation Feedback
Copyright
©
2011, Texas Instruments Incorporated
