background image

PRIMARY REFERENCE INPUT

SECONDARY REFERENCE INPUT

FILTER 1

FILTER 2

FILTER 3

FILTER 4

LOOP FILTER

25MHz for V1 EVM

30.72MHz for V2 EVM

V1: C1=100pF, R2=500, C2=22nF  (BW = 300kHz when

PFD=25MHZ, ICP=2.5mA,R3=100, C3=242.5pF)

V2: C1=470pF, R2=560, C2=100nF  (BW = 300kHz when

PFD=30.72MHZ, ICP=2.5mA,R3=100, C3=242.5pF)

Input jumpers
Connect center pin to
* 0.9V for 1.8V LVDS
* 1.2V for LVDS
* GND for LVCMOS
* DVDD for CML - also replace

series caps with 0 ohms

V1: C1=1uF, R2=1.3k, C2=22uF  (BW = 50Hz when

PFD=8kHZ, ICP=500uA,R3=4010, C3=562.5pF)

V2: C1=5uF, R2=100, C2=100uF  (BW = 100Hz when

PFD=80kHZ, ICP=500uA,R3=4010, C3=562.5pF)

V1: C1=4.7uF, R2=145, C2=47uF  (BW = 40Hz when

PFD=40kHZ, ICP=500uA,R3=4010, C3=562.5pF)

V2: C1=4.7uF, R2=10, C2=100uF  (BW = 600Hz when

PFD=9.6MHZ, ICP=500uA,R3=4010, C3=562.5pF)

V1: C1=220pF, R2=400, C2=22nF  (BW = 300kHz when

PFD=30.72MHZ, ICP=2.5mA,R3=100, C3=242.5pF)

V2: C1=200pF, R2=400, C2=22nF  (BW = 300kHz when

PFD=25MHZ, ICP=2.5mA,R3=100, C3=242.5pF)

DVDD
1p2V
0p9V

DVDD
1p2V
0p9V

PRI_REFP 2

PRI_REFN 2

SEC_REFP

2

SEC_REFN

2

ELF

2

R89

DNI

1

2

R73
0.0

R73
0.0

1

2

C25

1uF

C25

1uF

R88

1.3k

1

2

C27

10pF

C27

10pF

C30

1uF

C30

1uF

R72
0.0

R72
0.0

1

2

SW5

SW5

TDA04H0SK1

1

2

8

7

3

4

6

5

220pF

C20

220pF

C26

1uF

C26

1uF

5

JMP10

Header T 5pin

JMP10

Header T 5pin

R83

49.9

1

2

22nF

C19

22nF

C48

DNI

25MHz

Y1

25MHz

Y1

NX3225SA 25MHz

1

1

GND1

2

3

3

GND0

4

R87

R87

DNI

1

2

R75

R75

400

1

2

1uF

C297

1uF

C49
DNI

C49
DNI

M

S

A

R

V E

J18

M

S

A

R

V E

J18

1

2,3,4,5

JMP11

Header T 5pin

5

JMP11

Header T 5pin

0

R81 0

1

2

100pF

C18

100pF

M

S

A

R

V E

J20

M

S

A

R

V E

J20

1

R85

49.9

1

2

M

S

A

R

V E

J19

M

S

A

R

V E

J19

1

C29

1uF

C29

1uF

R84

49.9

1

2

C22

4.7uF

22nF

C17

22nF

R86

49.9

1

2

C21

47uF

C50

DNI

C28
10pF

C28
10pF

R74

R74

500

1

2

1uF

C24

1uF

M

S

A

R

V E

J21

M

S

A

R

V E

J21

1

R76

R76

145

1

2

C23

22uF

1uF

C296

1uF

2,3,4,5

2,3,4,5

2,3,4,5

www.ti.com

CDCM6208V2 EVM Board Schematic

Figure 6. CDCM6208V1/CDCM6208V2 EVM Reference Inputs

13

SCAU049 – May 2012

CDCM6208 Evaluation Board

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

Summary of Contents for CDCM6208

Page 1: ...put Signal Type Selection 6 6 13 Additional Features 6 7 Configuring the Board 6 7 1 Selecting the Interface Connection 6 7 2 Configuring the Power Supply 6 7 3 Configuring the Reference Inputs 8 7 4...

Page 2: ...wered USB port or control pins Rapid configuration with provided EVM Control Software Powered from the USB port or by an external 3 3 2 5 or 1 8 V power supply Single ended or differential input exter...

Page 3: ...so be populated with a 0 resistor for a differential input signal The device does not have any internal termination or biasing therefore proper biasing and termination options are available on the EVM...

Page 4: ...ial screen of the GUI Figure 2 Initial GUI Screen 6 Using the EVM Control Software The graphical layout of the programming software is based on the functional structure of the CDCM6208 The following s...

Page 5: ...internal to the device with R3 and C3 register selectable Appropriate C3 and R3 values are selected using the pull down menu 6 7 Feedback Divider Selection The feedback divider N is made up of a casca...

Page 6: ...ed mode 7 1 Selecting the Interface Connection The CDCM6208 is configurable via the serial interface or control pins Both SPI and I2 C interface options are available for configuring the device Switch...

Page 7: ...om the USB with 1 8 V and 3 3 V supplies Jumpers for the header JP_3_10 are set to 3 3 V regulator and for JP_3_3_12 header to 1 8 V regulator DVDD JMP5 VDD_PLL JMP1 VDD_IN JMP4 and VDD_OUTB JMP3 supp...

Page 8: ...with a 0 resistor for PRI_REF and C29 with a 0 resistor for SEC_REF SEC_REF accepts crystal input SEC_REF input is configured for crystal input by default and a 25 MHz crystal is placed in Y1 C27 and...

Page 9: ...S R3 10 Indicates unlock status for PLL 0 PLL locked 1 PLL unlocked In pin mode this becomes an input pin and the header pin STATUS1_PIN0 is controlled by PIN0 which connects to GND or DVDD Device Con...

Page 10: ...the CDCM6208 A separate application note describes how to generate debug and load the needed software for the MSP430 SW1 and SW2 must be in the OFF position while SW3 must be in the ON position for c...

Page 11: ...DP GND J1 Type B USB Shield 5V DM DP GND J1 Type B USB Shield 3 1 2 4 5 6 R25 301 1 2 JP_3_1 JP_3_1 1 3 2 NP R44 NP 1 2 NP R47 NP 1 2 R5 15k R5 15k 1 2 C41 0 1uF C40 0 1uF R23 4 7k C45 33pF C45 33pF 1...

Page 12: ...Y7 34 Y7_P 35 Y7_N 36 VDD_PLL1 37 VDD_PLL2 38 VDD_VCO 39 REG_CAP 40 ELF 41 SYNCN 42 PDN 43 RESETN PWR 44 STATUS1 PIN0 45 STATUS0 46 SI_MODE1 47 DVDD 48 POWER_PAD 49 VDD1_Y0_Y1 13 Y0_P 14 Y0_N 15 Y1_N...

Page 13: ...100 C3 242 5pF DVDD 1p2V 0p9V DVDD 1p2V 0p9V PRI_REFP 2 PRI_REFN 2 SEC_REFP 2 SEC_REFN 2 ELF 2 R89 DNI 1 2 R73 0 0 R73 0 0 1 2 C25 1uF C25 1uF R88 1 3k 1 2 C27 10pF C27 10pF C30 1uF C30 1uF R72 0 0 R...

Page 14: ...4 1uF C4 1uF MS A R V E MS A R V E J7 1 MS A R V E MS A R V E J9 1 C8 1uF C8 1uF C1 1uF C1 1uF MS A R V E MS A R V E J3 1 C5 1uF C5 1uF C2 1uF C2 1uF C6 1uF C6 1uF MS A R V E MS A R V E J4 1 2 3 4 5 2...

Page 15: ...S A R V E MS A R V E J12 1 R229 0 R229 0 1 2 C14 1uF C14 1uF R231 0 R231 0 1 2 R62 DNI_49 9 R62 DNI_49 9 1 2 C9 1uF C9 1uF R225 0 R225 0 1 2 R64 DNI_49 9 R64 DNI_49 9 1 2 C13 1uF C13 1uF R227 0 R227 0...

Page 16: ...R32 0 R41 10k R41 10k 1 2 C37 510pF C37 510pF C62 0 01uF C62 0 01uF R54 10k 1 2 JMP2 Header T 4pin 1 4 Header T 4pin R56 0 R56 0 R55 0 R55 0 R70 R70 17 8k 1 2 C31 10uF 6 3V R68 R68 25 5k 1 2 P3 VDD 2...

Page 17: ...VDD DVDD P1p1 DVDD P1p0 P1p0 P1p1 SCL_PIN4 2 SCS_AD1_PIN3 2 SDI_SDA_PIN1 2 RESETN 2 R77 4 7k 1 R3 R3 47k 1 2 C67 2 2nF P12 TSM 107 01 S DV FET Tool Connector 1 2 4 6 8 10 12 14 3 5 7 9 11 13 0201 X7R...

Page 18: ...ncy energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC or ICES 003 rules which are designed to provide reasonable protection against radio fr...

Page 19: ...na type and its gain should be so chosen that the equivalent isotropically radiated power e i r p is not more than that necessary for successful communication This radio transmitter has been approved...

Page 20: ...roduct only after you obtained the license of Test Radio Station as provided in Radio Law of Japan with respect to this product or 3 Use of this product only after you obtained the Technical Regulatio...

Page 21: ...property damage personal injury or death If there are questions concerning these ratings please contact a TI field representative prior to connecting interface electronics including input power and in...

Page 22: ...egulatory and safety related requirements concerning its products and any use of TI components in its applications notwithstanding any applications related information or support that may be provided...

Page 23: ...Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery Lifecycle Information Texas Instruments CDCM6208V1EVM CDCM6208V2EVM...

Reviews: