background image

User's Guide

SCAU027B – March 2009 – Revised March 2011

Low Phase Noise Clock Evaluation Module

Contents

1

Features

......................................................................................................................

1

2

General Description

.........................................................................................................

2

3

Signal Path and Control Circuitry

.........................................................................................

2

4

Getting Started

..............................................................................................................

2

5

Input Clock Selection

.......................................................................................................

2

6

Operating Mode Selection

.................................................................................................

3

7

Output Buffer Termination

.................................................................................................

5

8

Schematic

....................................................................................................................

7

1

Features

Easy-to-use evaluation module to generate low
phase noise clocks

Easy device setup

Rapid configuration

Control pins configurable through jumpers

Requires 3.3-V power supply

Single-ended or crystal input clock reference

Termination available for LVPECL, LVDS, and
LVCMOS output clocks

Figure 1. CDCM6100xEVM Evaluation Board

All trademarks are the property of their respective owners.

1

SCAU027B – March 2009 – Revised March 2011

Low Phase Noise Clock Evaluation Module

Submit Documentation Feedback

© 2009–2011, Texas Instruments Incorporated

Summary of Contents for CDCM61001

Page 1: ...valuation module to generate low phase noise clocks Easy device setup Rapid configuration Control pins configurable through jumpers Requires 3 3 V power supply Single ended or crystal input clock refe...

Page 2: ...ther a crystal input or a single ended clock with a frequency range of 21 875 MHz to 28 47 MHz The internal VCO operates from 1 75 GHz to 2 05 GHz The output buffers provide output frequencies from 43...

Page 3: ...provided from another board or the LVCMOS buffer do not place any resistor here Capacitor C61 100 nF is required for ac coupling as shown in Figure 3 Figure 3 Single Ended Connection Configuration 6 O...

Page 4: ...ogic 0 the divider offers up to six different frequencies All outputs have the same frequency because the outputs are generated from the same divider Table 3 lists the available output divider values...

Page 5: ...on either the PR0 or the PR1 pins PLL recalibration is required to generate the proper VCO frequency Table 6 lists the RESET configuration options Table 6 Reset Configuration Control Input RSTN Opera...

Page 6: ...iguration Figure 6 LVDS Output Setup LVCMOS Output Buffer This LVCMOS buffer typically has 30 internal impedance An external 22 series resistor is recommended for a 50 impedance characteristic line Fo...

Page 7: ...om Schematic 8 Schematic Figure 7 CDCM6100xEVM Schematic 7 SCAU027B March 2009 Revised March 2011 Low Phase Noise Clock Evaluation Module Submit Documentation Feedback 2009 2011 Texas Instruments Inco...

Page 8: ...t This notice contains important safety information about temperatures and voltages For additional information on TI s environmental and or safety programs please contact the TI application engineer o...

Page 9: ...orized for use in safety critical applications such as life support where a failure of the TI product would reasonably be expected to cause severe personal injury or death unless officers of the parti...

Reviews: