background image

1

SCAU055 – November 2016

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated

CDCLVP111-SP Evaluation Module (CDCLVP111EVM-CVAL)

User's Guide

SCAU055 – November 2016

CDCLVP111-SP Evaluation Module

(CDCLVP111EVM-CVAL)

This user’s guide provides an overview of the evaluation module (EVM) including hardware features to be
considered while using this module. This manual is applicable to the CDCLVP111-SP EVM which is
synonymous with CDCLVP111EVM-CVAL, the orderable part number. The EVM provides a platform for
evaluating the clock buffer under various voltage and bias configurations.

Contents

1

CDCLVP111-SP EVM (CDCLVP111EVM-CVAL)

.......................................................................

2

2

CDCLVP111-SP Setup and Quick Test

..................................................................................

2

2.1

Power Supply Setup

................................................................................................

3

3

CDCLVP111-SP EVM Description

........................................................................................

4

3.1

CDCLVP111-SP Clock Mux Selection

...........................................................................

4

3.2

CDCLVP111-SP EVM Input Biasing

.............................................................................

4

3.3

CDCLVP111-SP EVM Output Termination

......................................................................

6

4

CDCLVP111-SP EVM Schematic

.........................................................................................

7

5

CDCLVP111-SP EVM Bill of Materials (BOM)

...........................................................................

8

List of Figures

1

CDCLVP111-SP EVM Block Diagram

....................................................................................

2

2

Power Supply Connections

.................................................................................................

3

3

Input Biasing Schematic

....................................................................................................

5

4

Input Biasing Board View

...................................................................................................

5

5

LVDS Termination

...........................................................................................................

6

6

On Board Optional Output Termination

...................................................................................

6

7

CDCLVP111-SP Schematic

................................................................................................

7

List of Tables

1

Power Supply Configuration

................................................................................................

3

2

CDCLVP111-SP Jumper Configuration

...................................................................................

4

3

Bill of Materials

...............................................................................................................

8

Trademarks

All trademarks are the property of their respective owners.

Summary of Contents for CDCLVP111EVM-CVAL

Page 1: ...tage and bias configurations Contents 1 CDCLVP111 SP EVM CDCLVP111EVM CVAL 2 2 CDCLVP111 SP Setup and Quick Test 2 2 1 Power Supply Setup 3 3 CDCLVP111 SP EVM Description 4 3 1 CDCLVP111 SP Clock Mux...

Page 2: ...ECL buffer with selectable input The evaluation setup is shown in Figure 1 The evaluation setup is essentially a break out board exposing full functionality of the device with flexible input and outpu...

Page 3: ...rent limit Figure 2 Power Supply Connections A Connect supplies and board with banana cables as shown This configuration is for nominal 3 3 V testing To configure other VCC to VEE voltages program sup...

Page 4: ...DCLVP111 SP EVM in detail 3 1 CDCLVP111 SP Clock Mux Selection The EVM provides a three pin jumper J1 to select CLK0 or CLK1 pairs Table 2 CDCLVP111 SP Jumper Configuration Reference Designator of Pin...

Page 5: ...CVAL Figure 3 Input Biasing Schematic Figure 4 Input Biasing Board View The board also is designed to allow LVDS termination This is accomplished by the careful layout of R1 R2 R4 and R5 The pad plac...

Page 6: ...single ended signal can now drive CLK1 input on J7 3 3 CDCLVP111 SP EVM Output Termination The CDCLVP111 SP EVM is configured with no on board output termination installed by default This allows simpl...

Page 7: ...1 GND 49 9 R7 GND 49 9 R12 GND 49 9 R8 GND 49 9 R13 GND 49 9 R9 GND 49 9 R14 GND 49 9 R10 GND 49 9 R15 GND 49 9 R16 GND 49 9 R21 GND 49 9 R17 GND 49 9 R22 GND 49 9 R18 GND 49 9 R23 GND 49 9 R19 GND 49...

Page 8: ...4 Machine Screw Round 4 40 x 1 4 Nylon Philips panhead Screw NY PMS 440 0025 PH B F Fastener Supply H5 H6 H7 H8 4 Standoff Hex 0 5 L 4 40 Nylon Standoff 1902C Keystone J1 1 Header 2 54 mm 3x1 Tin TH H...

Page 9: ...ing the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty If TI elects to repair or replace such EVM TI shall have a reasonable time to repa...

Page 10: ...transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indic...

Page 11: ...ified allowable ranges some circuit components may have elevated case temperatures These components include but are not limited to linear regulators switching transistors pass transistors current sens...

Page 12: ...REMOVAL OR REINSTALLATION ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES RETESTING OUTSIDE COMPUTER TIME LABOR COSTS LOSS OF GOODWILL LOSS OF PROFITS LOSS OF SAVINGS LOSS OF USE L...

Page 13: ...sponsible for compliance with all legal regulatory and safety related requirements concerning its products and any use of TI components in its applications notwithstanding any applications related inf...

Reviews: