www.ti.com
List of Figures
1
Evaluation Board Simplified Diagram
....................................................................................
5
2
Panel Mode Operation Using Converter's FET (“Boost” waveform is taken at drain of Q3, “Buck”
waveform was taken at drain of Q4.)
.....................................................................................
6
3
Slew Rate Limit (between the two markers) and Soft OVP (after the second marker)
............................
7
4
Start-Up Pattern With Unloaded Output
.................................................................................
7
5
Load Connect and Stand-By Sequence After Start-Up
................................................................
8
6
Circuit Schematic
...........................................................................................................
9
7
Top Assembly Diagram
...................................................................................................
10
8
Bottom Assembly Diagram
...............................................................................................
11
All trademarks are the property of their respective owners.
3
SNVA649 – May 2012
List of Figures
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated