Texas Instruments ADS8568EVM-PDK, User Manual, Page: 6 / 35

2.2 ADC Amplifier Drive
Figure 2-2 shows the op amp configuration for each ADC drive input. The default configuration is and inverting
configuration. This can be converted to a non-inverting configuration but uninstalling R6, and R14, and installing
R11. Also, R11 and C11 can be used to create a low pass filter. The jumper JP1 can be used to completely
bypass the amplifier. This diagram only shows one channel but this circuit is repeated 8 times. For other
channels, see
Appendix A .
GND
GND
GND
1
2
3
4
8
9
OPA2211AI DDA
U1A
39pF C4
1.00k R4
1.00k R6
0 R3
DNP
0 R11
DNP
10.0 R8
2200pF
C12
1
2 3
JP1
GND
100nF
C11
DNP
1
2 3 4 5
J1
A0I
A0
35V
1uF
C5
GND
HVDD
HVDD
HVSS
HVSS
1 2 3
J9
HVDD HVSS
GND
H
V
S
S
H
V
D
D
A0
G
N
D
Bypass w/Amp
100nF
50V
C1
100nF
50V
C7
0 R12
0
R14
Figure 2-2. Amplifier Drive Circuit
EVM Analog Interface www.ti.com
6 ADS8568EVM-PDK Evaluation Module SBAU193E – JUNE 2011 – REVISED MAY 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated