Texas Instruments ADS7881 User Manual Download Page 4

1.2.2 Reference

The ADS78x1EVM provides an onboard 2.5-V reference circuit. The EVM also supplies a reference voltage via 
connecter P1 pin 20. This reference voltage can be filtered through amplifier U1. The converter itself has on-chip 
reference buffer, and therefore does not need to be buffered externally. The reference buffer circuit on the EVM 
is used to generate the offset voltage for the input amplifier, U2.

The EVM allows selection from three reference sources. Set SJP1, SJP2, and SJP4 to select either an onboard 
reference voltage (REF1004-2.5), ADC internal reference, or a user-supplied reference voltage via P1 pin 20. 

Table 1-3

 lists jumper settings and 

Section 5

 provides full schematics.

Table 1-3. Solder Short Jumper Setting

Reference

Designator

Description

Pads

1–2

2–3

SJP1

Apply onboard reference directly to SJP2 pin 3

Installed

(1)

Apply buffered reference voltage to SJP2 pin 3

Installed

SJP2

Apply internal reference to REFIN pin

Installed

(1)

Apply external reference to REFIN pin

Installed

SJP4

Apply onboard reference to U1, reference buffer

Installed

Apply user-supplied reference to U1, reference buffer

Installed

SJP5

Apply DC offset to input signal

Installed

(1)

SJP6

Short to pin 4 of amplifier U1 to ground

Installed

Short to pin 4 of amplifier U1 to –VCC

Installed

(1)

SJP7

Short to pin 4 of amplifier U2 to ground

Installed

Short to pin 4 of amplifier U2 to –VCC

Installed

(1)

(1)

Factory-set condition.

1.3 Digital Interface

The ADS78x1EVM is designed for easy interfacing to multiple platforms. Samtec part numbers SSW-110-22-F-
D-VS-K, TSM-110-01-T-DV-P, SSW-116-22-S-D-VS, and TSM-116-01-T-D-V-P provide a convenient dual row 
header and socket combination at P1, P2, P3, and J3. Consult Samtec at www.samtec.com or 1-800-SAMTEC-9 
for a variety of mating connector options.

Connectors P1, P2, and P3 allows the user to plug the EVM into the 5-6k interface card to interface directly with 
the TMS320C5000 and TMS320C6000 series of DSP

Table 1-4

 lists the connector pin out.

Table 1-4. Pin Out for Parallel Control Connector P2

Connector.Pin

(1)

Signal

Description

P2.1

DC_CS

Daughter card board select pin

P2.3

P2.5

P2.7

A0

Address line from processor

P2.9

A1

Address line from processor

P2.11

A2

Address line from processor

P2.13

P2.15

P2.17

P2.19

BUSY

Busy signal from converter. W4 must be shorted.

(1)

All even-numbered pins of P2 are tied to DGND.

Read (RD), conversion start (CONVST) and reset (RESET) signals to the converter can be assigned to two 
different addresses in memory via jumper settings. The jumper settings allow up to two ADS78x1EVMs to be 
stacked into processor memory. See 

Table 1-5

 for jumper settings. The evaluation module does not allow the 

Introduction

www.ti.com

4

ADS7881EVM, ADS7891EVM Evaluation Module

SLAU150A – DECEMBER 2004 – REVISED OCTOBER 2021

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Summary of Contents for ADS7881

Page 1: ...2 1 Decoding Control Signals Using the Address Bus 7 Figure 4 1 Top Layer Layer 1 10 Figure 4 2 Ground Plane Layer 2 11 Figure 4 3 Power Plane Layer 3 12 Figure 4 4 Bottom Layer Layer 4 13 Figure 5 1...

Page 2: ...SCLS230 SN74AHC1G04 SCLS318 1 1 Features The ADS78x1EVM includes the following features Full featured evaluation board for the high speed SAR type ADS7881 12 bit 4 MSPS or ADS7891 14 bit 3 MSPS single...

Page 3: ...al but also isolates the amplifier from the capacitive load The capacitor to ground at the input of the ADC works in conjunction with the series resistor to filter the input signal and functions as a...

Page 4: ...U2 to ground Installed Short to pin 4 of amplifier U2 to VCC Installed 1 1 Factory set condition 1 3 Digital Interface The ADS78x1EVM is designed for easy interfacing to multiple platforms Samtec part...

Page 5: ...EVM to a host processor Table 1 6 Data Bus Connector P3 Connector Pin 1 Signal Name Description ADS7881 ADS7891 P3 1 B_DB0 Not connected Buffered data bit 0 LSB P3 3 B_DB1 Not connected Buffered data...

Page 6: ...digital section of the board ADC address decoder buffers There are two ways to provide these voltages 1 Wire in voltages as listed in Table 1 8 at test points on the EVM Table 1 8 Power Supply Test P...

Page 7: ...be applied via test point TP12 or connector J1 pin 1 As a software test platform connectors P1 P2 and P3 plug into the parallel interface connectors of the 5 6K interface card The 5 6K interface card...

Page 8: ...ternate C1608C0G1H102J CAP CER 1000 pF 50V C0G 5 0603 17 13 0 01 F C4 C10 C13 C20 C21C26 C41 C44 C46 C48 C50 C53 C56 603 TDK Corporation or Alternate C1608X7R1H103KT CAP CER 10000 pF 50V X7R 10 0603 1...

Page 9: ...c SSW 105 22 S D VS 0 025 SMT socket bottom side of PWB 43 1 Samtec TSM 105 01 T D V P 0 025 SMT plug top side of PWB 44 1 SMA_PCB_MT J2 SMA_JACK Johnson Components Inc 142 0701 301 Right angle SMA co...

Page 10: ...te the silkscreens for the ADS78x1EVM Figure 4 1 Top Layer Layer 1 ADS78x1EVM Layout www ti com 10 ADS7881EVM ADS7891EVM Evaluation Module SLAU150A DECEMBER 2004 REVISED OCTOBER 2021 Submit Document F...

Page 11: ...2 Ground Plane Layer 2 www ti com ADS78x1EVM Layout SLAU150A DECEMBER 2004 REVISED OCTOBER 2021 Submit Document Feedback ADS7881EVM ADS7891EVM Evaluation Module 11 Copyright 2021 Texas Instruments Inc...

Page 12: ...3 Power Plane Layer 3 ADS78x1EVM Layout www ti com 12 ADS7881EVM ADS7891EVM Evaluation Module SLAU150A DECEMBER 2004 REVISED OCTOBER 2021 Submit Document Feedback Copyright 2021 Texas Instruments Inco...

Page 13: ...4 Bottom Layer Layer 4 www ti com ADS78x1EVM Layout SLAU150A DECEMBER 2004 REVISED OCTOBER 2021 Submit Document Feedback ADS7881EVM ADS7891EVM Evaluation Module 13 Copyright 2021 Texas Instruments Inc...

Page 14: ...B_DB0 B_DB1 B_DB2 B_DB3 B_DB4 B_DB5 B_DB6 B_DB7 B_DB8 B_DB9 B_DB10 B_DB11 B_DB12 B_DB13 AVCC BVDD 1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 10 10 11 11 12 12 13 13 14 14 15 15 16 16 17 17 18 18 19 19 20 20...

Page 15: ...1 2 SJP7 3 1 2 SJP6 3 2 6 7 4 5 1 8 U2 THS4031 C30 NI TP9 R1 21 R2 NI REFIN 1 REFOUT 2 NC 3 VA 4 AGND 5 IN 6 IN 7 AGND 8 VA 9 VA 10 AGND 11 AGND 12 AGND 14 AGND 15 DB13 16 DB12 17 DB11 18 DB10 19 DB9...

Page 16: ...DB7 B_DB4 B_DB6 B_DB5 CS RD CONVST BYTE PWN RST B_BUSY 1 16 2 15 3 14 4 13 5 9 12 6 8 10 11 7 RP2 100 OE DIR A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 B8 VCC GND U5 SN74AHC245PWR VBD C25 0 1uF CS R...

Page 17: ...91EVM to ADS78x1EVM throughout document 1 Added Related Documentation from Texas Instruments table to Introduction section 2 Changed paragraph preceding Data Bus Connector P3 4 Changed Data Bus Connec...

Page 18: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Page 19: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Page 20: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Page 21: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Page 22: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Page 23: ...are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and...

Reviews: