DE5-Net User Manual
June 20, 2018
14
Figure 2-4 2-position DIP switch for Image Select
– Factory Image Load
Figure 2-5 2-position DIP switch for Image Select
– User Image Load
2
2
.
.
3
3
G
G
e
e
n
n
e
e
r
r
a
a
l
l
U
U
s
s
e
e
r
r
I
I
n
n
p
p
u
u
t
t
/
/
O
O
u
u
t
t
p
p
u
u
t
t
This section describes the user I/O interface to the FPGA.
User Defined Push-buttons
The FPGA board includes four user defined push-buttons that allow users to interact with the Stratix
V GX device. Each push-button provides a high logic level or a low logic level when it is not
pressed or pressed, respectively.
lists the board references, signal names and their
corresponding Stratix V GX device pin numbers.
Table 2-3
Push-button Pin Assignments, Schematic Signal Names, and Functions
Board
Reference
Schematic
Signal Name
Description
I/O
Standard
Stratix V GX
Pin Number