background image

HDMI Compliance & Sink Characterization Using DTG5000 Series Data Timing Generator

Application Note

6

www.tektronix.com/signal_sources

6

Intra-Pair Skew

The Sink device also must tolerate a certain amount of

intra-pair skew, that is,  timing skew (misalignment)

within respective differential TMDS pairs. The CTS

standard defines a limit of 0.4 x T

BIT

for intra-pair 

skew tolerance.  

The test starts by setting the clock and data pairs to

zero skew and then increasing the intra-pair skew in

steps of 0.1 x T

BIT

until the Sink device displays an

error. The maximum skew setting that still provides

error-free Sink operation is defined as the intra-pair

skew; this result is compared against the published

limit. If the skew tolerance is greater than 0.4 x T

BIT

,

the device is considered compliant with the standard.

The DTG5000 Series uses its unique differential timing

offset capability in conjunction with 2 channels of a

differential DTGM30 module to fulfill this specific 

test requirement.

Sink Test Instrument 

Jitter 

Min. Diff. 

Requirements

Tolerance

Sensitivity

Intra-Pair Skew

Remarks

Digital Storage Oscilloscope

16M record length 

Differential Probes

> 2 ea

TPA-R Test Adapter Set

013-A012-50

TPA-P Test Adapter Set

013-A013-50

12 SMA Cables

174-1428-00

JAE Cable Emulator

74.25, 27MHz

DC Power Supply

+5V

GPIB USB Controller

NI GPIB-USB-B

GPIB Cable

Characterization Solution

Data Timing Generator

DTG5274 w/ 3 DTGM30 (Note

1

)

Arbitrary Waveform Generator

AWG710/B (Note

1

)

1) SMA-BNC adaptor

015-1018-00 

Cable from DTG DC O/P Pin-to-SMA 

012-1506-00 + 015-0671-00 + 

at Bias Tee (2 nos.)

015-1018-00 (Note

1

)

SMA(m) - SMA(f) Cables (2)

(Note

1

)

Mini-Circuits Bias Tee (2 nos.)

ZFBT-4R2GW (Note

1

)

Compliance Solution

Data Timing Generator

DTG5274 w/ 3 DTGM30/ 1 
DTGM32

Function Generator up to 10MHz

2 channel AFG3022, 3102 or 3252

2) SMA-BNC adaptor

015-1018-00 

2) SMA Cables 

174-1428-00

Table 3.

Equipment for sink jitter tolerance tests.

1There are two recommended solutions for the Jitter Tolerance test; one for characterization and one for compliance. Using the AWG710B as the jitter generator allows for jitter profiles beyond compliance standards, which is
appropriate for characteriziation work. Using the DTGM32 as the jitter generator will enable testing up to the compliance specifications.

Summary of Contents for DTG5000 Series

Page 1: ...HDMI include LCD displays plasma displays and projection units Thanks to the simplicity of setup and the resulting quality of the presentation consumers are accepting HDMI as a must have item for the...

Page 2: ...bility and accordingly customer satisfaction Today these tests can only be performed at an HDMI Authorized Testing Centers ATC Pre compliance testing during the design and manufacturing stages greatly...

Page 3: ...published HDMI specifications a device manufacturer can pave the way for a new product s acceptance in the marketplace Testing should also ensure that the designs are robust enough to withstand the ha...

Page 4: ...for HDMI Using TDSHT3 HDMI Compliance Test Software available at wwww tektronix com This balance of this technical brief will concentrate on the equipment and procedures for compliance and characteriz...

Page 5: ...ent criteria for D_JITTER and C_JITTER margins The tests need to be performed at all pixel clock rates supported by the device under test Because of the many parameters to be adjusted and the tight ma...

Page 6: ...ements Tolerance Sensitivity Intra Pair Skew Remarks Digital Storage Oscilloscope 16M record length Differential Probes 2 ea TPA R Test Adapter Set 013 A012 50 TPA P Test Adapter Set 013 A013 50 12 SM...

Page 7: ...th its four input channels 4 GHz bandwidth and 20 megasample per second sample rate is a good match for HDMI measurements Data Timing Generator The stimulus source generator that provides the TMDS sig...

Page 8: ...generates the specific jitter modulation waveform and sends it to the AWG710B which in turn acts as the clock source for the jitter tolerance test The jitter is steadily increased by the software unt...

Page 9: ...ired jitter content Figure 7 depicts this scheme The DTGM32 module allows jitter components to be added to its output The jitter amplitude is controlled by the input amplitude of the jitter source in...

Page 10: ...itivity 27 027 MHz 480 p 60 Hz 720x480 p 60 Hz dtg US 27 0 MHz 576 p 50 Hz 720x576 p 50 Hz dtg EU Normal 74 25 MHz 1080 i 60 Hz 1920x1080 i 60 Hz dtg US 74 25 MHz 720 p 50 Hz 1280x720 p 50 Hz dtg EU 1...

Page 11: ...ns Typically there is a region within this opening that must not be violated by any waveform data point To do so would indicate insufficient signal amplitude slow rise or fall times jitter or a combin...

Page 12: ...8 5299 Russia CIS 7 095 775 1064 South Africa 27 11 254 8360 Spain 34 901 988 054 Sweden 020 08 80371 Switzerland 41 52 675 3777 Taiwan 886 2 2722 9622 United Kingdom Eire 44 0 1344 392400 USA 1 800 4...

Reviews: