Supero Supero X9SKV-1105, User Manual

Page: 34 / 95

2-10
X9SKV Motherboard Series User's Manual
1
1
1
+
1
DESIGNED IN USA
+
3
1
19 20
1
1
1
1
1
4
1
4
1
4
1
4
JSTB
Y1
JP
ME2
JPF2
JVR1
JPF1
JMCURST1
JPSL
OT
1
JPW2
JGPIO1
T1
T1
0
T1
1
T1
2
T1
3
T1
4
T1
5
T1
6
T2
T3
T4
T5
T6
T7
T8
T9
JDEBUG1
BT1
JC
OM2
JP1
SP1
JF2
JUSB2
JBT1
JSD1
JTP
M1
LED5
JD1
JOH1
JL1 JWOR1
JI2C1 JI2C2
JITP2
JITP1
JPW1
FAN6
FAN5
FAN4
FAN3
FAN1/CPU1
FAN2
I-SA
TA
1
I-SA
TA
0
JF1
JPCIE2 JPCIE1
JWD1
BUZZER
XDP
-P
XH
XDP-CPU
2-3:ME MANUF
AC
TURING MODE
1-2:NORMAL
JT
AG
OF MCU
COM2 TO MCU 2-4&3-5
4-7:SPEAKE
R
1-3:PWR LED
UARTB TO MCU
UARTB TO COM2
1-2&5-6
1-3&4-6
COM2
JD1
:
JDEBUG1: MCU DEBUG PORT
USB2/3
BATTERY
SL
O
T6 PCI-E 2.0 X
8
:OH LED
CMOS CLEAR
JF2:
X
SL
O
T7 PCI-E 2.0 X
8
X
ON
PWR
FR/NM
I
RS
T
OH/F
F
PP1
NIC6
PP0 NIC5
JF1
LED HDD
LED PWR
NM
I
NIC4
JSD1:
USB0/1
2-3:SL
OT
6
1-2:SL
OT
7
JPSL
O
T1:PCI-E SL
OT
SELEC
T
JTP
M1:T
PM
/PORT80
OFF
:DISABL
E
ON:ENABL
E
WAKE ON RING
JWOR1:
NIC3
SATA DOM POWER
JI2C1/JI2C2
NIC1 NIC2
LAN5/LAN6
2-3:NORMAL
1-2:BYPASS LAN LED
JL1:
JPF1: JPF2:
1-2:FR/NMI
2-3:NORMAL
CHASSIS INTRUSION
CPU
COM1
DIMMA1
UNB EC
C DDR3 SODIMM REQUIRED
DIMMA2
AL
WA
YS
POPULA
TE DIMMx2 FIRST
DIMMB1 DIMMB2
LAN3/LAN4 LAN1/LAN2
USB4
Front Control Panel
JF1 contains header pins for various buttons and indicators that are normally lo -
cated on a control panel at the front of the chassis. These connectors are designed
specifically for use with Supermicro server chassis. See the figure below for the
descriptions of the various control panel buttons and LED indicators. Refer to the
following section for descriptions and pin definitions.
JF1 Header Pins
Pin 19 Pin 20
Pin 1
Pin 2
Power Button
1
LAN5 (Link/Activity) LED
Reset Button
2
HDD LED
FP Power LED
3.3V SB
3.3V
3.3V SB
OH/Fan Fail LED
Ground
Ground
19 20
Key
Ground
NMI
Key
3.3V SB
LAN6 (Link/Activity) LED
Power Fail
3.3V
3.3V