background image

B-5

Appendix B: AMIBIOS POST Diagnostic Error Messages

APPENDIX B

C h e c k

Point

Description

4C

The memory below 1 MB has been cleared via a soft

reset.  Clearing the memory above 1 MB next.

4D

The memory above 1 MB has been cleared via a soft

reset.  Saving the memory size next.  Going to checkpoint

52h next.

4E

The memory test started, but not as the result of a soft

reset.  Displaying the first 64 KB memory size next.

4F

The memory size display has started.  The display is

u p d a t e d   d u r i n g   t h e   m e m o r y   t e s t .     P e r f o r m i n g   t h e

sequential and random memory test next.

50

T h e   m e m o r y   b e l o w   1   M B   h a s   b e e n   t e s t e d   a n d

i n i t i a l i z e d .     A d j u s t i n g   t h e   d i s p l a y e d   m e m o r y   s i z e   f o r

relocation and shadowing next.

51

T h e   m e m o r y   s i z e   d i s p l a y   w a s   a d j u s t e d   f o r   r e l o c a t i o n

and shadowing.  Testing the memory above 1 MB next.

52

T h e   m e m o r y   a b o v e   1   M B   h a s   b e e n   t e s t e d   a n d

initialized.  Saving the memory size information next.

53

The memory size information and the CPU registers are

saved.  Entering real mode next.

54

S h u t d o w n   w a s   s u c c e s s f u l .   T h e   C P U   i s   i n   r e a l   m o d e .

Disabling the Gate A20 line, parity, and the NMI next.

57

T h e   A 2 0   a d d r e s s   l i n e ,   p a r i t y ,   a n d   t h e   N M I   a r e

d i s a b l e d .     A d j u s t i n g   t h e   m e m o r y   s i z e   d e p e n d i n g   o n

relocation and shadowing next.

58

T h e   m e m o r y   s i z e   w a s   a d j u s t e d   f o r   r e l o c a t i o n   a n d

shadowing.  Clearing the Hit <DEL> message next.

59

T h e   H i t   < D E L >   m e s s a g e   i s   c l e a r e d .   T h e   < W A I T >

message is displayed.  Starting the DMA and interrupt

controller test next.

Summary of Contents for Super 370SCD

Page 1: ...SUPER PIIISCA SUPER PIIISCD SUPER PIIISCE SUPER 370SCD USER S AND BIOS MANUAL Revision 1 3 SUPER...

Page 2: ...achine without prior written consent IN NO EVENT WILL SUPERMICRO COMPUTER BE LIABLE FOR DIRECT INDIRECT SPECIAL INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUC...

Page 3: ...370SCD mainboard and provides detailed informa tion about the chipset Chapter 2 begins with instructions on handling static sensitive devices Read this chapter when you want to install the processor...

Page 4: ...Appendix A provides information on BIOS error beep codes and messages Appendix B lists post diagnostic error messages iv SUPER PIIISCA PIIISCD PIIISCE 370SCD User s Manual...

Page 5: ...herboard Layout 1 12 SUPER 370SCD Motherboard Layout 1 14 820 Chipset System Block Diagram 1 16 Motherboard Features 1 17 1 2 Chipset Overview 1 19 1 3 PC Health Monitoring 1 20 1 4 ACPI PC 98 Feature...

Page 6: ...able Disable 2 12 Keyboard Wake Up 2 12 2 8 Parallel Port AMR Floppy and Hard Disk Drive Connections 2 13 Parallel Port Connector 2 14 Floppy Connector 2 14 IDE Connectors 2 14 AMR Connector 2 15 2 9...

Page 7: ...18 Auto Detect Hard Disks 4 20 Change User Supervisor Password 4 20 Change Language Setting 4 21 Auto Configuration with Optimal Settings 4 21 Auto Configuration with Fail Safe Settings 4 21 Save Sett...

Page 8: ...Notes SUPER PIIISCA PIIISCD PIIISCE 370SCD User s Manual...

Page 9: ...heck that the following items have all been included with your motherboard If anything listed here is damaged or missing contact your retailer One 1 Supermicro Mainboard One 1 ATA66 ribbon cable for I...

Page 10: ...an Jose CA 95131 U S A Tel 1 408 895 2001 Fax 1 408 895 2008 E mail marketing supermicro com General Information support supermicro com Technical Support Web site www supermicro com European Office Ad...

Page 11: ...Chapter 1 Introduction 1 3 Introduction Notes...

Page 12: ...SUPER PIIISCA PIIISCD PIIISCE 370SCD User s Manual 1 4 Introduction SUPER PIIISCA Figure 1 1 SUPER PIIISCA Motherboard Image...

Page 13: ...Chapter 1 Introduction 1 5 Introduction SUPER PIIISCD Figure 1 2 SUPER PIIISCD Motherboard Image...

Page 14: ...SUPER PIIISCA PIIISCD PIIISCE 370SCD User s Manual 1 6 Introduction SUPER PIIISCE Figure 1 3 SUPER PIIISCE Motherboard Image...

Page 15: ...Chapter 1 Introduction 1 7 Introduction SUPER 370SCD Figure 1 4 SUPER 370SCD Motherboard Image...

Page 16: ...IMM1 RIMM2 DIMM0 DIMM1 IDE 1 IDE 2 1 1 1 MIC IN LINE IN LINE OUT ATX POWER COM1 COM2 J35 PARALLEL PORT FAN 1 FAN 3 FAN 2 J32 J33 USB PORTS J30 KB MOUSE 1 JPWAKE CD_1 1 1 CD S UPER PIIISCA PW_ON RESET...

Page 17: ...tor p 2 9 COM2 COM2 Serial Port Connector p 2 9 FAN1 CPU Fan Header p 2 9 FAN2 Chassis Fan Header p 2 9 FAN3 Thermal Control Fan Header p 2 9 GAME PORT Game Port J18 J19 IDE Hard Disk Drive Connectors...

Page 18: ...R CPU DIMM0 IDE 1 IDE 2 1 1 1 MIC IN LINE IN LINE OUT ATX POWER COM1 COM2 J35 PARALLEL PORT FAN 1 FAN 3 FAN 2 J32 J33 USB PORTS J30 KB MOUSE 1 JPWAKE CD_1 1 1 CD JL1 WOL 1 JBT1 1 1 JP28 1 JOH 1 JP12 M...

Page 19: ...ctor p 2 9 COM2 COM2 Serial Port Connector p 2 9 FAN1 CPU Fan Header p 2 9 FAN2 Chassis Fan Header p 2 9 FAN3 Thermal Control Fan Header p 2 9 GAME PORT Game Port J18 J19 IDE Hard Disk Drive Connector...

Page 20: ...1 MIC IN LINE IN LINE OUT ATX POWER COM1 COM2 J35 PARALLEL PORT FAN 1 FAN 3 FAN 2 J32 J33 USB PORTS J30 KB MOUSE 1 JPWAKE CD_1 1 1 CD JF1 IDE LED KEYLOCK SPEAKERIR CONN PW_ON RESET JF2 JL1 WOL 1 JBT1...

Page 21: ...ctor p 2 9 COM2 COM2 Serial Port Connector p 2 9 FAN1 CPU Fan Header p 2 9 FAN2 Chassis Fan Header p 2 9 FAN3 Thermal Control Fan Header p 2 9 GAME PORT Game Port J18 J19 IDE Hard Disk Drive Connector...

Page 22: ...IMM0 IDE 1 IDE 2 1 1 1 MIC IN LINE IN LINE OUT ATX POWER COM1 COM2 J35 PARALLEL PORT FAN 1 FAN 3 FAN 2 J32 J33 USB PORTS J30 KB MOUSE 1 JPWAKE CD_1 1 1 CD JL1 WOL 1 JBT1 1 1 JP28 JOH 1 JP12 MCH BIOS S...

Page 23: ...ctor p 2 9 COM2 COM2 Serial Port Connector p 2 9 FAN1 CPU Fan Header p 2 9 FAN2 Chassis Fan Header p 2 9 FAN3 Thermal Control Fan Header p 2 9 GAME PORT Game Port J18 J19 IDE Hard Disk Drive Connector...

Page 24: ...300 MHz Rambus SuperI O LPC 1 5 Mb sec AC 97 AMR 133 66 MHz Bus PCI Slots PCI Bus LPC I F IDE Drives 4 SMBus Devices SMBus AC 97 2 0 MTH DIMM Slots 100 MHz SDRAM Bus Figure 1 9 820 Chipset System Blo...

Page 25: ...ll be disabled PIIISCD 370SCD Two 168 pin DIMM sockets supporting up to 1 GB unbuffered SDRAM or registered DIMMs PIIISCE Two 184 pin RIMM sockets supporting up to 1 GB RDRAM Chipset Intel 820 ICH see...

Page 26: ...DMA 66 1 floppy port interface up to 2 88 MB 2 Fast UART 16550A compatible serial ports 1 EPP Enhanced Parallel Port and ECP Extended Capabilities Port supported parallel port PS 2 mouse and PS 2 key...

Page 27: ...o separates the I O devices from the MCH for improved performance Memory Controller Hub MCH The MCH consists of the host CPU interface DRAM interface I O interface and AGP interface for the 820 chipse...

Page 28: ...pplied to RAM to quickly restore the system to its previous state of operation Because system restoral happens in only 5 seconds applications that were open before the sleep state can reopen for immed...

Page 29: ...turn on the thermal control fan whenever the CPU temperature exceeds a user defined threshold The overheat circuitry runs independently from the CPU It can continue to monitor for overheat conditions...

Page 30: ...to 20A current and auto sense voltage IDs ranging from 1 3V to 3 5V This will allow the regulator to run cooler and thus make the system more stable 1 4 ACPI PC 98 Features ACPI stands for Advanced C...

Page 31: ...Keyboard If the USB keyboard is the only keyboard in the system the USB keyboard will work like a normal keyboard during system boot up Real Time Clock Wake Up Alarm Although the PC may be perceived t...

Page 32: ...On Lan can only be used with an ATX 2 01 or above compliant power supply 1 5 Power Supply As with all computer products a stable power source is necessary for proper and reliable operation It is even...

Page 33: ...l Port EPP or Extended Capabilities Port ECP The IRQs DMAs and I O space resources of the Super I O can flexibly adjust to meet ISA PnP requirements which suppport ACPI and APM Ad vanced Power Managem...

Page 34: ...SUPER PIIISCA PIIISCD PIIISCE 370SCD User s Manual 1 26 Introduction Notes...

Page 35: ...al object before removing the board from the antistatic bag Handle the board by its edges only do not touch its components peripheral chips memory modules or gold contacts When handling chips or modul...

Page 36: ...rocessor is installed in the motherboard place one of these caps if included on each end of the URM and push down until they snap into place These caps are not left right specific Processor 370SCD You...

Page 37: ...g toward the RIMM DIMM memory slots slide the SECC SECC2 processor package into the URM and continue pushing it down until fully seated in the Slot 1 connector Some URMs have extra caps to be used for...

Page 38: ...d in empty RIMM slots on the PIIISCA PIIISCE Note Single module installation If installing only a single DIMM you may use either DIMM Bank 1 or 0 If installing only a single RIMM module it must be ins...

Page 39: ...IMM Slot Side View of DIMM Installation into Slot DIMM PC100 Notches PC100 Notches ECC Support The Memory Translator Hub enables the use of SDRAM in the DIMM slots on the PIIISCA PIIISCD 370SCD The MT...

Page 40: ...Definitions COM2 Port Turquoise Line Out Line In Mic Front Control Panel Speaker IR Conn Power On X Reset JF2 JF1 X Keyboard Lock 1 1 Hard Drive LED Power LED JF1 and JF2 contain header pins for vari...

Page 41: ...3 PW_ON Connector Pin Definitions JF2 2 6 Connecting Cables see previous page for locations Power Supply Connector After you have securely mounted the motherboard memory and add on cards you are ready...

Page 42: ...ive HD Active 5V Hard Drive LED The hard drive LED is located on pins 1 to 4 of JF1 Attach the hard drive LED cable to pins 1 and 2 See Table 2 5 for pin definitions Speaker Connector The speaker conn...

Page 43: ...rol fan header is lo cated on FAN3 The CPU and chas sis fan headers are located on FAN1 and FAN2 respectively Refer to Table 2 12 for pin definitions Universal Serial Bus USB The two Universal Serial...

Page 44: ...Number 1 2 3 4 Definition Right Stereo Signal Ground Ground Left Stereo Signal Overheat LED JOH Connect an LED to the JOH header to provide advanced warning of chassis overheating Refer to Table 2 14...

Page 45: ...y software control in BIOS see CPU Speed on page 4 9 and CPU Clock Frequency on page 4 11 The CPU Speed setting will show you the actual CPU speed for each FSB speed option se lected The CPU Clock Fre...

Page 46: ...processed onboard and the AMR slot will support modems only The disabled setting should be se lected when you wish to use an add on card for audio either in the AMR or a PCI slot See Table 2 18 for ju...

Page 47: ...for two floppy disk drives The connector with twisted wires always connects to drive A and the connector that does not have twisted wires always connects to drive B The 80 wire ATA66 IDE hard disk dr...

Page 48: ...in Definitions J35 Pin Number Function 1 GND 3 GND 5 Key 7 GND 9 GND 11 GND 13 GND 15 GND 17 GND 19 GND 21 GND 23 GND 25 GND 27 GND 29 GND 31 GND 33 GND Pin Number Function 2 FDHDIN 4 Reserved 6 FDEDI...

Page 49: ...9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 Signal AUDIO_PWRDN MONO_PHONE GND 5Vdual 5VSB USB_OC GND USB USB KEY KEY GND S P DIF_IN GND 3 3Vdual 3 3VSB GND AC97_SYNC GND AC97_SDATA_IN1 G...

Page 50: ...nally double click on the S Setup icon Figure 2 5 Driver Tool Installation Display Screen Click the icons showing a hand writing on paper to view the readme files for each item Click the tabs to the r...

Page 51: ...hose for the keyboard and mouse 3 Remove all add on cards 4 Install a CPU making sure it is fully seated and connect the chassis speaker and the power LED to the motherboard Check all jumper settings...

Page 52: ...ot sell directly to end users so it is best to first check with your distributor or reseller for troubleshoot ing services They should know of any possible problem s with the specific system configura...

Page 53: ...e your account number ready when placing a call to our technical support department We can be reached by e mail at support supermicro com or by fax at 408 895 2012 3 3 Frequently Asked Questions Quest...

Page 54: ...lock then enter the update BIOS image Select Y to start the BIOS flash procedure and do not disturb your system until the flash utility displays that the procedure is complete After updating your BIOS...

Page 55: ...the system This feature is required to implement the ACPI features on the motherboard Question I see some of my PCI devices sharing IRQs but the sys tem seems to be fine Is this correct or not Answer...

Page 56: ...ed when service is complete This warranty only covers normal consumer use and does not cover damages incurred in shipping or from failure due to the alternation misuse abuse or improper maintenance of...

Page 57: ...m information when the computer is turned off The original IBM AT had 64 kbytes of non volatile memory storage in CMOS RAM All AT compatible systems have at least 64 kbytes of CMOS RAM which is usuall...

Page 58: ...oring chips When a failure occurs in a monitored activity AMIBIOS can sound an alarm and display a message The PC Health Monitoring chips monitor CPU temperature Additional temperature sensors Chassis...

Page 59: ...ector Virus Protection Disabled Month Jan Dec ESC Exit Sel Day 01 31 PgUp PgDn Modify Year 1901 2099 F2 F3 Color AMIBIOS HIFLEX SETUP UTILITY VERSION 1 18 1998 American Megatrends Inc All Rights Reser...

Page 60: ...a list of drive parameters appears Click on OK to configure the drive Type How to Configure SCSI Select Type Select Not Installed on the drive parameter screen The SCSI drivers provided by the SCSI ma...

Page 61: ...per track SCSI and IDE drive may have even more sectors per track Capacity The formatted capacity of the drive is Number of heads x Number of cylinders x Number of sectors per track x 512 bytes per se...

Page 62: ...st IDE HDD 2nd IDE HDD 3rd IDE HDD 4th IDE HDD Floppy ARMD FDD ARMD HDD ATAPI CDROM SCSI Network or I2 0 The options for the 2nd Boot Device are Disabled 1st IDE HDD 2nd IDE HDD 3rd IDE HDD 4th IDE HD...

Page 63: ...l start with the normal sign on message screen If Silent is selected the POST will start with the Supermicro screen Display Mode at Add on ROM Init The settings for this option are Force BIOS or Keep...

Page 64: ...ot to OS 2 If DRAM size is over 64 MB set this option to Yes to permit AMIBIOS to run with IBM OS 2 The settings are No or Yes CPU Microcode Updation The settings for this option are Enabled or Disabl...

Page 65: ...ideo ROM area from C0000h C7FFFh or D0000h D7FFFh are copied shadowed from ROM to RAM for faster execution When set to Cached WP the contents of the video ROM area from C0000h C7FFFh or D0000h D7FFFh...

Page 66: ...r Disabled AC97 Audio Controller This setting is used to switch the onboard audio on and off The settings for this option are Enabled or Disabled SMbus Controller The settings for this option are Enab...

Page 67: ...to and including LAN Wake Up will have no affect If you prefer to use ACPI refer to the instructions on initializing ACPI on page 1 22 Standby Time Out This option specifies the length of a period of...

Page 68: ...l Safe default setting is Disabled Hard Disk Power Down Mode This option specifies the power conserving state that the hard disk drive enters after the specified period of hard drive inactivity has ex...

Page 69: ...tings are Enabled and Disabled PME SMI Enable This allows the system to generate a System Management Interrupt after a Power Management Event has occurred The settings are Enabled and Disabled SW SMI...

Page 70: ...ws you to wake up the system from a USB device The settings for this option are Enabled and Disabled PME Resume This allows you to wake up the system from a PME device The settings for this option are...

Page 71: ...cards installed in the computer will not be configured properly PCI Latency Timer PCI Clocks This option specifies the latency timings in PCI clocks for all PCI devices The settings are 32 64 96 128...

Page 72: ...lot 2 Slot 3 Slot 4 Slot 5 or Slot 6 This option forces IRQ14 and IRQ15 to a PCI slot on the PCI local bus This is necessary to support non compliant ISA IDE controller adapter cards If an offboard PC...

Page 73: ...O are configured as PCI PnP IRQ14 and 15 will not be available if the onboard PCI IDE is enabled If all IRQs are set to ISA EISA and IRQ14 and 15 are allocated to the onboard PCI IDE IRQ 9 will still...

Page 74: ...The Optimal and Fail Safe default settings are 55 C H W Monitor IN0 CPU1 H W Monitor IN2 3 3V H W Monitor IN3 5V H W Monitor IN4 12V H W Monitor IN5 12V CPU Fan Chassis Fan Thermal Control Fan The ab...

Page 75: ...hen set to Normal the normal parallel port mode is used Use Bi Dir to support bidirectional transfers Use EPP Enhanced Parallel Port to provide asymmetric bidirectional data transfer driven by the hos...

Page 76: ...lel port The settings are 5 7 9 and 10 Onboard IDE This option specifies the onboard IDE controller channels to be used The settings are Disabled Primary Secondary or Both Auto Detect Hard Disks This...

Page 77: ...ust clear CMOS RAM and reset the pass word Change Language Setting Because this version of BIOS only supports English at this time this setting cannot be chosen Future releases may support other langu...

Page 78: ...BIOS Manual 4 22 BIOS Notes...

Page 79: ...he screen Fatal errors are those which will not allow the system to continue the boot up procedure If a fatal error occurs you should consult with your system manufacturer for possible repairs These f...

Page 80: ...ror 6 8042 Gate A20 Failure The keyboard controller 8042 contains the Gate A20 switch which allows the CPU to operate in virtual mode This error means that the BIOS cannot switch the CPU into protecte...

Page 81: ...r replace the keyboard fuse if the keyboard has one 8 times there is a memory error on the video adapter Replace the video adapter or the RAM on the video adapter 9 times the BIOS ROM chip is bad The...

Page 82: ...2 Timer Error Most ISA computers include two times There is an error in time 2 CMOS Battery State Low CMOS RAM is powered by a battery The battery power is low Replace the battery CMOS Checksum Failu...

Page 83: ...and follow the screen instructions Display Switch Some compters require a video switch on the Not Proper motherboard be set to either color or monochrome Turn the computer off set the switch then pow...

Page 84: ...r No ROM BASIC Cannot find a bootable sector on either disk drive A or hard disk drive C The BIOS calls INT 18h which generates this message Use a bootable disk Off Board Parity error in memory instal...

Page 85: ...isabling cache memory 06 Uncompressing the post code unit next 07 Next initializing the CPU init and the CPU data area 08 The CMOS checksum calculation is done next 0B Next performing any required ini...

Page 86: ...et 14 The 8254 timer test will begin next 19 The 8254 timer test is over Starting the memory refresh test next 1A The memory refresh test line is toggling Checking the 15 second on off time next 23 Re...

Page 87: ...control to BIOS POST Performing any required processing after the video ROM had control 2E Completed post video ROM test processing If the EGA VGA controller is not found performing the display memor...

Page 88: ...0 next 45 Data initialized Checking for memory wraparound at 0 0 and finding the total system memory size next 46 The memory wraparound test has completed The memory size calculation has been complet...

Page 89: ...zed Adjusting the displayed memory size for relocation and shadowing next 51 The memory size display was adjusted for relocation and shadowing Testing the memory above 1 MB next 52 The memory above 1...

Page 90: ...the output buffer and checking for stuck keys Issuing the keyboard reset command next 81 A keyboard reset error or stuck key was found Issuing the keyboard controller interface test command next 82 T...

Page 91: ...PS 2 mouse check and extended BIOS data area allocation check next 8C Programming the WINBIOS Setup options next 8D The WINBIOS Setup options are programmed Resetting the hard disk controller next 8F...

Page 92: ...tialization after the Coprocessor test next 9E Initialization after the Coprocessor test is complete Checking the extended keyboard keyboard ID and Num Lock key next Issuing the keyboard ID command ne...

Page 93: ...elay is starting Next the initialization cade checksum will be verified D1h Initializing the DMA controller Performing the keyboard controller BAT test Starting memory refresh and entering 4 GB flat m...

Page 94: ...BIOS Manual B 10 APPENDIX B Notes...

Reviews: