Chapter 4: BIOS
73
•
CPU C3 state
•
CPU C6 state
•
CPU C7 state
•
CPU C8 state
•
CPU C9 state
•
CPU C10 state
•
Performance L1 Data Cache
•
Performance L1 Instruction Cache
•
Performance L2 Cache
•
Performance L3 Cache
•
Performance L4 Cache
•
Efficient L1 Data Cache
•
Efficient L1 Instruction Cache
•
Efficient L2 Cache
•
Efficient L3 Cache
•
Efficient L4 Cache
C6DRAM
Use this feature to enable or disable the moving of DRAM contents to PRM memory when
the CPU is in the C6 state. The options are Disabled and
Enabled
.
Hardware Prefetcher (Available when supported by the CPU)
If set to Enable, the hardware prefetcher will prefetch streams of data and instructions from
the main memory to the L2 cache to improve CPU performance. The options are Disabled
and
Enabled
.
Adjacent Cache Prefetch (Available when supported by the CPU)
The CPU prefetches the cache line for 64 bytes if this feature is set to Disabled. The CPU
prefetches both cache lines for 128 bytes as comprised if this feature is set to Enable. The
options are Disabled and
Enabled
.
