55
Chapter 2: Installation
4-pin BMC External I
2
C Header (Inlet Temperature Sensor)
A System Management Bus header for IPMI 2.0 is located at JIPMB1. This header functions
as an Inlet Temperature Sensor, which measures the air intake for the system. Connect the
appropriate cable here to use the IPMB I²C connection on your system.
External I
2
C Header
Pin Definitions
Pin#
Definition
1
Data
2
Ground
3
Clock
4
P3V3_STBY
Chassis Intrusion (Available when an Optional External Speaker is Installed)
A Chassis Intrusion header is located at JL1 on the motherboard. Connect an appropriate
cable from JL1 to the chassis so that you can be informed of a chassis intrusion (via IPMI).
Refer to the table below for pin definitions.
Chassis Intrusion
Pin Definitions
Pin#
Definition
1
Intrusion Input
2
Ground
1. BMC External I
2
C Header
2. Chassis Intrusion
LEDM1
JPCIE1_1
JBT1
IPMI_LAN
JIPMB1
S-SATA0
U60
JSTBY1
JPW1
JPW2
JUIDB1
LE1
JF2
FAN H
FAN G
JPW7
FAN F
FAN E
FAN 1
JPCIE1_3
JPCIE2
S-SGPIO
LE2
FANB
FANA
JPCIE3
JL1
FAN4
JPW3
JPW4
BT1
FAN3
FAN2
JPCIE5
JSIOM
JPW6
JPW5
S-SATA1
FAND
FANC
JD1
JTPM1
JPME2
JUSB
JVGA
JNVME1
JNVME2
JF1
JPME1
JWD1
JBR1
JPCIE1_2
JS2
JS1
UM5
JCOM1
VGA
CPU2
LEDPWR
VROC
CPU2 PCIE 3.0 X16
UID
CPU2 PCIE 3.0 X8
JRK1
TPM/PORT80
P2_NVME0
P2_NVME1
SXB1B CPU1 PCIE 3.0 X16
I-SATA0~3
I-SATA4~7
LEDBMC
USB0/1(3.0)
CPU1 PCIE 3.0 X16
CPU2 PCIE 3.0 X16
SXB1A
SXB1C
COM
P2 DIMM F1 P2 DIMM E1 P2 DIMM D1 P2 DIMM D2
P2 DIMM A2 P2 DIMM A1 P2 DIMM B1 P2 DIMM C1
P1 DIMM D1 P1 DIMM E1 P1 DIMM F1
P1 DIMM D2
P1 DIMM B1
P1 DIMM A1
P1 DIMM A2
P1 DIMM C1
BIOS
LICENSE
BAR CODE
MAC CODE
X11DPG-SN
REV:1.00
IPMI CODE
REV:1.00
CPU1
JPCIE4
1
2
