Chapter 6: BIOS
75
as a parity bit to be sent along with the data bits. Select Space to add a Space as a parity
bit to be sent with your data bits. The options are
None
, Even, Odd, Mark, and Space.
Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial
data communication. Select 2 Stop Bits if slower devices are used. The options are
1
and 2.
CPU Configuration
SMT Control
Use this setting to specify Simultaneous Multithreading. Options include Off for 1T single
thread and
Auto
for 2T two-thread if your system is capable of it.
Core Performance Boost
This setting is used to configure for Core Performance Boost. Options include Disabled and
Auto
.
Global C-state Control
This setting is used to configure for Global C-state Control. Options include Disabled, Enabled
and
Auto
.
Local APIC Mode
Use this setting to adjust local APIC mode. Options include xAPIC, x2APIC and
Auto
.
CCD Control
Use this setting to disable CCDs in the CPU. Options include
Auto
, 2 CCDs, 3 CCDs, 4
CCDs and 6 CCDs.
Core Control
This sets the number of cores to be used by your system. Once this option has been used to
remove any cores, a power cycle is required in order for the future selections to take effect.
Options include
Auto
, TWO (1+1), FOUR (2 + 2), and SIX (3 + 3). If unsure, leave this to Auto.
L1 Stream HW Prefetcher / L2 Stream HW Prefetcher
This setting is used to enable or disable the L1/L2 Stream Hardware Prefetcher. The options
are Disabled, Enabled and
Auto
.
SVM Mode
This setting
Enables
or Disables CPU Virtualization.
SMEE
This setting Enables or
Disables
secure memory encryption.
