ST STEVAL-ISV002V2, User Manual, Page: 4 / 19

System description UM1016
4/19 Doc ID 18125 Rev 1
1 System description
Figure 2 is a block scheme representing the hardware implementation adopted for the
STEVAL-ISV002V2 demonstration board.
Figure 2. Block scheme of hardware implementation
It consists of 5 PCBs electrically connected by means of suitable connectors. The 5 PCBs
are listed below and are hereafter referred to with the following nomenclature:
●
Main power board
●
Multi-output power supply board
●
Control and signal conditioning board
●
Output sensing and relay board
●
Input current sensing board
The system can be completed by adding two additional boards with input and output EMI
filters which, at the moment, are not included in the final prototype, even though they are
shown in the block scheme of
Figure 2 .
The main power board consists of the DC-DC converter, supplied by the PV array, and a
sinusoidal PWM full bridge inverter realizing grid connection at 230 Vrms and 50 Hz. Gate
driving circuitry, input and output voltage sensors of the DC-DC converter and the high
frequency (HF) transformer are also placed on the main power board. The multi-output
power supply board and the control board are connected to the main power board by means
of 34-pin connectors. The connection/disconnection of these PCBs is very easy. This type of
connection was chosen to allow separate debug and characterization of each board,
independently from the others.
The output sensing and relays board realizes the interface between the power system and
the grid. This task is accomplished with the implementation of a proper control algorithm
which requires both grid current and grid voltage sensing. For this reason, the system is
equipped with current and voltage Hall effect sensors. Two relays, controlled by an I/O of the
!-V
(
0RV 0RV 0RV 0RV 0RV 0RV 0RV
*DWH'ULYHUV
,QGXFWRU
(
,QGXFWRU
*
(
0
,
/
(
0
39
$UUD\
,QSXW9ROW
6HQVLQJ
/(0
+)
7UDQVIRUPHU
'&%XV
6HQVLQJ
/(0
,QGXFWRU
(
0
,
*
5
,
'
0XOWLRXWSXW
32:(5 6833/<
&RQWURO
5HOD\
32:(5 6833/<
%2$5'
%RDUG
)NVERTER &ILTER )NDUCTORS
0OWER AND $RIVER "OARD
-ULTIOUTPUT0OWER3UPPLY"OARD
'RID#OUPLING)NDUCTOR
/UTPUT3ENSINGAND2ELAYS
#ONTROL "OARDWITH34-
0OWER3UPPLY"OARD
AND
)NPUT#URRENT3ENSING"OARD
#ONTROL "OARD #ONNECTED
TO0OWER"OARDTHROUGH0INS
#ONNECTORS
www.BDTIC.com/ST