AN2744
Evaluation tools description
13/56
This complete communication node, controlled by the ST7538Q power line modem
demonstration kit, implements real communication at bit level, simply sending or receiving a
user-defined bit stream.
It is possible to establish a half-duplex communication between two of these communication
nodes connected to each other. For better evaluating communication performances, the
ST7538Q power line modem demo kit software tool has some particular features, including:
●
Frame synchronization
: a frame synchronization header can be added to the
transmitted data to set up a simple protocol, intended to test the capability of the
system to correctly receive the exact bit sequence as it has been transmitted. This
feature can be enabled in the Rx panel of the ST7538Q power line modem
demonstration kit. A bit synchronization can be introduced as a simpler feature by
enabling the preamble detection method in the control register panel and then inserting
at least one "0101" or "1010" sequence at the beginning of the bit stream to be
transmitted.
●
Ping session
: a master-slave communication with automatic statistics calculation can
be useful to test a point-to-point or a point-to-multipoint power line communication
network, thus providing a method to evaluate reachability of each node in the network.
For further details about the ST7538Q power line modem demonstration kit tool, please
refer to user manual UM0241 "ST7538 power line modem demonstration kit graphical user
interface”.
Figure 5.
Power line modem demonstration kit with transmission session window
Summary of Contents for ST7538Q
Page 3: ...AN2744 Contents 3 56 Appendix A Board layout 53 10 Revision history 55...
Page 15: ...AN2744 Board description 15 56 Figure 7 Modem and coupling interface schematic...
Page 16: ...Board description AN2744 16 56 Figure 8 Power supply schematic HIGH VOLTAGE SECTION...
Page 53: ...AN2744 Board layout 53 56 Appendix A Board layout Figure 50 PCB layout top view...
Page 54: ...Board layout AN2744 54 56 Figure 51 PCB layout bottom view...