![ST SPC563M64CAL144 Reference Manual Download Page 22](http://html1.mh-extra.com/html/st/spc563m64cal144/spc563m64cal144_reference-manual_1355939022.webp)
Calibration software compatibility and configuration
RM0345
22/38
Doc ID 024080 Rev 3
9
Calibration software compatibility and configuration
The calibration board uses standard production silicon packaged in the CSP (Chip Scale
Package). Therefore, all production silicon features exist and are identical on the calibration
board.
The required initialization code may be as simple as the configuration of the EBI and its
related pins in the SIU, and it could be integrated into standard application software.
The calibration bus and the SIU can also be configured by an external tool connected to the
debug port, removing the need of specific configuration functions in the application software.
9.1
Calibration bus sw configuration
A 16-bit calibration bus is implemented on the board. In multiplexed mode the CAL_DATA
signals will output the address signals during the address phase by using an onboard
external latch controlled by the CAL_TS signal. The CAL_ALE may be used to drive an
external latch when an asynchronous memory is in use.
There are few steps to configure the SPC563M64xx Calibration Bus
–
SIU PCR (Pad Configuration Register)
–
SIU ECCR (External Clock Control Register)
–
External Bus Interface (EBI)
9.1.1
Cal Bus PCR Settings
The SIU PCR registers used to configure the calibration bus are shown in the
The
table also shows the recommended PA field setting.
Table 11.
Calibration bus signals configuration
signal name
SPC563M64xx
mcu signal name
Function
P
A
G
(1)
PCR
PA
field
(2)
PCR
(3)
Notes
Address/Data Bus (44)
C_DATA[0:15]
CAL_DATA[0:15]
Calibration
data bus
-
-
341
C_ADDR[12:15]
CAL_ADDR[12:15]
Calibration
address bus
-
-
340
C_ADDR[16:31]
CAL_ADDR[16:31]
Calibration
address bus
-
-
345
C_CS[0] CAL_CS[0]
Calibration
chip select
-
-
336
C_CS[1] Not
Connected
C_CS[2]
CAL_CS[2]
Calibration
chip select
P
1
338
CAL_ADDR[10]
Calibration
address bus
A
0