![ST NUCLEO-H745ZI-Q User Manual Download Page 30](http://html1.mh-extra.com/html/st/nucleo-h745zi-q/nucleo-h745zi-q_user-manual_1355929030.webp)
Hardware layout and configuration
UM2408
30/45
UM2408 Rev 1
ESD protection part USBLC6-2SC6 is implemented on USB port because all USB pins on
STM32H7 are dedicated to USB port only on the STM32H7 Nucleo-144 board. USB pin ID
is not used.
6.12 Ethernet
The STM32H7 Nucleo-144 board supports 10M/100M Ethernet communication by a PHY
LAN8742A-CZ-TR (U15) and RJ45 connector (CN14). Ethernet PHY is connected to the
STM32H7 microcontroller via the RMII interface. 50 MHz clock for the STM32H7
microcontroller is generated by the PHY RMII_REF_CLK.
Note:
1.JP6 and JP7 must be closed when using Ethernet.
2.Ethernet PHY LAN8742A must be set in power-down mode (in this mode Ethernet PHY
ref clock turns off) to achieve the expected low-power mode current. This is done by
configuring Ethernet PHY LAN8742A Basic Control Register (at address 0x00) Bit 11
(Power Down) to '1'. SB80 can also be removed to get the same effect.
\
6.13 Motor
control
In order to be compatible with X-NUCLEO-IHM09M1, X-NUCLEO-IHM07M1 L6230 & X-
NUCLEO-IHM08M1 STL220N6F7 motor control shields, user must fit CN11 and CN12
(Samtec TSW-135-07-x-D), and set solder bridges according to
Table 14. Ethernet pin configuration
Pin name
Function
Conflict
with ST
Zio
connector
signal
Configuration when using Ethernet
Configuration
when using ST
Zio or ST morpho
connector
PA1
RMII Ref
Clock
-
H745ZI-Q / H755ZI-Q:
SB80 ON
SB80 OFF
PA2
RMII MDIO A8
H745ZI-Q / H755ZI-Q:
JP7 ON
JP7 OFF
PC1
RMII MDC
-
H745ZI-Q / H755ZI-Q:
SB84 ON
SB84 OFF
PA7
RMII RX
Data Valid
-
H745ZI-Q / H755ZI-Q:
SB52 ON
SB52 OFF
PC4
RMII RXD0 -
H745ZI-Q / H755ZI-Q:
SB63 ON
SB63 OFF
PC5
RMII RXD1 -
H745ZI-Q / H755ZI-Q:
SB48 ON
SB48 OFF
PG11
RMII TX
Enable
-
H745ZI-Q / H755ZI-Q:
SB36 ON
SB36 OFF
PG13
RXII TXD0
-
H745ZI-Q / H755ZI-Q:
SB46 ON
SB46 OFF
PB13
RMII TXD1 D18
H745ZI-Q / H755ZI-Q:
JP6 ON
, SB8
OFF
JP6 OFF,
SB8 ON