
Pin No.
Signal Direction
Description
1
STROB
E
In
Strobe pulse to latch data, Reading
occurs at falling edge.
2
D1
In
These signals represent the 1st bit to
8th bit of the parallel data
representatively, each signal is at
HIGH level when data is logic 1, and
LOW when data is logic 0.
3
D2
In
4
D3
In
5
D4
In
6
D5
In
7
D6
In
8
D7
In
9
D8
In
10
ACK
Out
Answer pulse, LOW level signal
indicates that data have already been