– 20 –
Pin No.
Pin Name
I/O
Function
69
UNISO
O
Serial data output to the bus interface (IC701) (for SONY bus)
70
UNISI
I
Serial data input from the bus interface (IC701) (for SONY bus)
71
UNICKO
O
Serial data transfer clock signal output to the bus interface (IC701) (for SONY bus)
72
BUSON
O
Bus on/off control signal output to the bus interface (IC701) (for SONY bus) “L”: bus on
73
SYSRST
O
Reset signal output to the bus interface (IC701) (for SONY bus) “L”: reset
74
VREG
O
CPU regulator output terminal Connected to capacitor
75
GND
—
Ground terminal
76
X OUT
O
Main system clock output terminal (4.5 MHz)
77
X IN
I
Main system clock input terminal (4.5 MHz)
78
CE
I
CPU chip enable signal input (fixed at “H”)
79
VDD1
—
Power supply terminal (+5V)
80
RESET
I
System reset signal input from the reset signal generator (IC502) and reset switch (S503)
“L” is input for several 100 msec after power on, then it changes to “H”
*1 loading/tape operation motor control
MODE
TERMINAL
LM LOD (pin
8
)
“L”
“H”
“L”
“H”
LM EJ (pin
9
)
“L”
“L”
“H”
“H”
STOP
LOADING/
FORWARD
EJECT/
REVERSE
BRAKE
Summary of Contents for XR-C4100
Page 3: ... 3 SECTION 1 GENERAL This section is extracted from instruction manual ...
Page 4: ... 4 ...
Page 5: ... 5 ...
Page 6: ... 6 ...
Page 7: ... 7 ...
Page 8: ... 8 ...
Page 13: ... 13 GUIDE C 2 guide C 1 three claws ...
Page 21: ......
Page 22: ......
Page 23: ......