
41
TA-F501ES
• IC Pin Function Description
MAIN BOARD IC2054 MB91F355APMT-F501-X101 (MAIN SYSTEM CONTROLLER)
Pin No.
Pin Name
I/O
Pin Description
1, 2
BASS JOG1,
I
Jog dial pulse input from the rotary encoder (for BASS)
BASS JOG2
3, 4
TREB JOG1,
I
Jog dial pulse input from the rotary encoder (for TREBLE)
TREB JOG2
5
SVOL LAT (A90)
O
Serial data latch pulse signal output terminal Not used (Open)
6
TUNER LAT
O
Serial data latch pulse signal output terminal Not used (Open)
7
TUNER DO
I
Serial data input terminal Not used (Open)
8
TUNED
I
Tuned detection signal input terminal Not used
9
STEREO
I
FM stereo detection signal input terminal Not used
10
RDS DATA
I
RDS serial data input terminal Not used (Open)
11
DATA0
I
Audio serial data input from the digital audio interface
12
DSP RESET
O
System reset signal output to the DSP
13
DSP SPIDS (LAT)
O
Serial data latch pulse output to the DSP
14
DSP SPICLK
O
Not used (Open)
15
DSP MISO
I
Serial data input terminal Not used (Open)
16
DSP MOSI
O
Serial data output terminal Not used (Open)
17
VSS
—
Ground
18
VCC
—
Power supply (+3.3V)
19, 20
DSP BCFG0,
—
Not used
DSP BCFG1
21
SF CPU CE
O
Chip enable signal output for the serial flash
22
SF DSP MAS
I
Master/slave selection signal input from the DSP “H”: DSP is master
23
96/24
—
Not used
24
T/A XCS
O
Chip select signal output terminal Not used (Open)
25
T/A SO
I
Serial data input terminal Not used (Open)
26
T/A XRST
O
System reset signal output terminal Not used (Open)
27
MAIN DO
O
Serial data output to the sub system controller
28
MAIN CLK
O
Serial data transfer clock signal output to the sub system controller
29
SUB-U RESET
O
System reset signal output to the sub system controller
30
DIR XMODE
O
System reset signal output to the digital audio interface “L”: reset
31
DIR CE
O
Chip enable signal output to the digital audio interface
I
Serial data input from the digital audio interface
I
PLL lock error signal and data error flag input from the digital audio interface
I
Clock select signal input from the digital audio interface
—
Ground
—
Power supply (+3.3V)
O
System reset signal output to the A/D converter and D/A converter “L”: reset
O
Serial data latch pulse signal output terminal Not used
I
Serial data input terminal Not used
O
System reset signal output terminal Not used “L”: reset
41
ADMIX LAT (A90)
O
Serial data latch pulse signal output terminal Not used
42
PDMIX LAT (A90)
O
Serial data latch pulse signal output terminal Not used
43
RF ERR (A90)
I
Error signal input terminal Not used
44
MUTE
O
System muting on/off control signal output terminal
45
DAVS
—
Ground
46
DAVC
—
Power supply (+3.3V)
47 to 49
NO USE
—
Not used (Open)
50
AD KEY1
I
Muting key signal input terminal
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299