![Sony STR-DA7100ES - Fm Stereo/fm-am Receiver Service Manual Download Page 44](http://html.mh-extra.com/html/sony/str-da7100es-fm-stereo-fm-am-receiver/str-da7100es-fm-stereo-fm-am-receiver_service-manual_416748044.webp)
44
STR-DA7100ES
ILINK BOARD IC3003 TSB43CA42PGF (I. LINK INTERFACE)
Pin No.
Pin Name
I/O
Description
1
VSS
-
Ground terminal
2, 3
TESTMODE0,
-
Not used
TESTMODE1
4
VDD
-
Power supply terminal (+3.3V)
5
VCO_CLK
I
Clock signal input from the i. link DSP
6
REF_SYT
O
Signal output for phase comparison to the i. link DSP
7
DIV_VCO
O
Clock signal output for phase comparison to the i. link DSP
8
PFD
-
Not used
9
MLPCM_BCLK
O
Bit clock signal (2.8224 MHz) output to the i. link DSP
10
MLPCM_LRCK
O
L/R sampling clock (44.1 kHz) output to the i. link DSP
11 to 13
MLPCM_D0 to
O
PCM audio signal output to the i. link DSP
MLPCM_d2
14
MLPCM_A
O
PCM audio supplementary signal output to the i. link DSP
15
GPIO2
O
SA-CD sled type signal output to the i. link DSP
16
GPIO3
O
SA-CD sled type signal output to the i. link DSP
17
GPIO4
O
44 kHz clock selelct signal output to the i. link DSP
18
GPIO5
O
FSSEL signal output to the i. link DSP
19
MSPCTL
-
Not used
20
VDD
-
Power supply terminal (+3.3V)
21
VSS
-
Ground terminal
22
CPS
-
Not used
23
AVDD
-
Power supply terminal (+3.3V)
24
AGND
-
Ground terminal
25, 26
TPB0_N,TPB0_P
I/O
i.link audio signal input/output terminal
27
AGND
-
Ground terminal
28
AVDD
-
Power supply terminal (+3.3V)
29, 30
TPA0_N,TPA0_P
I/O
i.link audio signal input/output terminal
31
TPBIAS0
O
Bias control signal output terminal for i. link input
32
AVDD
-
Power supply terminal (+3.3V)
33, 34
TPB1_N,TPB1_P
I/O
i.link audio signal input/output terminal
35
AGND
-
Ground terminal
36, 37
TPA1_N,TPA1_P
I/O
i.link audio signal input/output terminal
38
TPBIAS1
O
Bias control signal output terminal for i. link input
39, 40
NC
-
Not used
41
AVDD
-
Power supply terminal (+3.3V)
42 to 44
NC
-
Not used
45
AGND
-
Ground terminal
46, 47
R1. R0
-
Not used
48
AVDD
-
Power supply terminal (+3.3V)
49, 50
FILTER0, FILTER1
-
Not used
51
PLL_VDD
-
Power supply terminal (+3.3V)
52
XI
I
System clock input terminal (24.576 MHz)
53
XO
O
System clock output terminal (24.576 MHz)
54
PLL_GND
-
Ground terminal
55
VSS
-
Ground terminal
56
VDD
-
Power supply terminal (+3.3V)
57, 58
TEST_MODE2,
-
Not used
TEST_MODE3
59
RESET
I
System reset signal input from the main system controller “L”: reset