![Sony SDP-EP9ES Service Manual Download Page 31](http://html.mh-extra.com/html/sony/sdp-ep9es/sdp-ep9es_service-manual_414727031.webp)
— 54 —
Function
Serial data input
Input serial data fs word clock input (Schemidt)
Input serial data bit clock input
Input serial data format setting input 0
Input serial data format setting input 1
+5V power supply
Input data fs reference clock input (128fs)
Output data format setting input 0 (Fixed at “L”)
Output data format setting input 1 (Fixed at “H”)
Initializing input (Schmidt). “L” : Initializing, “H” : Normal operation
Not used
Ground
Inverter input for oscillating the crystal oscillator (512fo master clock input)
Inverter output for oscillating the crystal oscillator (Not used)
+5V power supply
Oscillation clock division output: 256fs (Not used)
Ground
Input data through output mode setting input. “L” : Normal operation, “H” : Through
(When through: Effective operation output only for deemphasis, attenuation) (Fixed at “L”)
DATAI
LRCKI
BCKI
MI0
MI1
VDD
FI128
MO0
MO1
INIT
NC
GND
XI
XO
VDD
XO2
GND
PASS
FIS0
FIS1
TEST
NC
NC
TEST1
TEST2
TEST3
STA
VDD
NC
DATAO
BCKO
LRCKO
NC
NC
MUTE
DEMP
FS1
FS2
GND
XLAT
SCK
SWDT
SLAVE
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
I
I
I
I
I
–
I
I
I
I
–
–
I
O
–
O
–
I
I
I
O
–
–
I
I
I
O
–
–
O
I/O
I/O
–
–
I
I
I
I
–
I
I
I
I
–
Function
Pin No.
Pin Name
I/O
• IC401, 402, 403 Sampling Rate Converter (CXD8517Q)
FI128 clock input division ratio setting input (Fixed at “L”)
FI128 clock input division ratio setting input (Fixed at “L”)
Test input 0 (Not used)
Not used
Test input 1 (Fixed at “L”)
Test input 2 (Fixed at “L”)
Test input 3 (Fixed at “L”)
fs conversion ratio measurement condition monitor output (Not used)
+5V power supply
Not used
Serial data output (fso output)
Output serial data bit clock input/output
Output serial data fs word clock input/output
Not used
Data output mute setting input. “L” : Mute, “H” : Normal operation
Synchronized with LRCK (“0” data only for DATAO output) (Fixed at “H”)
Deemphasis setting input. “L” : OFF, “H” : ON (Fixed at “L”)
Deemphasis setting output fso frequency selection input 1 (Fixed at “L”)
Deemphasis setting output fso frequency selection input 2 (Fixed at “L”)
Ground
Attenuation, mode setting data latch pulse input (Fixed at “H”)
Attenuation, mode setting clock input (Fixed at “H”)
Attenuation, mode setting data input (Fixed at “H”)
Sync mode selection. “L” : Slave, “H” : Master (Fixed at “H”)
Not used
Summary of Contents for SDP-EP9ES
Page 4: ... 4 SECTION 2 GENERAL This section is extracted from instruction manual ...
Page 5: ... 5 ...
Page 6: ... 6 ...
Page 7: ... 7 ...
Page 8: ... 8 ...
Page 9: ... 9 ...
Page 10: ... 10 ...
Page 11: ... 11 ...
Page 21: ......
Page 22: ......
Page 23: ......
Page 24: ......
Page 25: ......
Page 26: ......
Page 27: ......
Page 28: ......
Page 60: ......
Page 61: ......
Page 62: ......
Page 63: ......
Page 64: ......
Page 65: ......
Page 66: ......
Page 67: ......