![Sony RCD-W7V Service Manual Download Page 39](http://html.mh-extra.com/html/sony/rcd-w7v/rcd-w7v_service-manual_417450039.webp)
RCD-W7V
39
39
6-12.SCHEMATIC DIAGRAM -BD-R SECTION (4/4)-
R501
R502
C523
C539
R506
R526
R527
R528
R529
R531
R535
R503
R504
RR501
RR503
RR504
RR505
RR506
RR507
RR502
C521
C522
R513
R514
R515
R516
R517
R518
R519
R520
R521
R522
R536
R537
R538
R539
C503
C504
C507
C508
C510
C511
C513
C514
C515
C516
C517
C518
C529
C531
C530
C532
R540
R556
R559
L502
PN503
R541
R542
R543
R544
R557
L504
R524
C505
R505
C501
C502
C527
C526
R523
C512
R553
R552
R551
R532
R533
R534
C520
C542
R509
R525
C525
C524
C541
R512
C534 C533
C540
R507
L501
10
µ
H
R530
L505
10
µ
H
R555
220
220
0.01
0.01
100
100
100
100
330
330
330
47k
1k
220
220
220
220
220
220
220
0.1
0.1
0
0
0
0
0
0
0
0
0
0
100
100
100
100
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
100
6.3V
100
6.3V
0.1
0.1
4.7k
0
0
BEAD
8P
0
0
0
0
100
0
10k
0.1
330
1
100
6.3V
0.1
0.1
4.7k
0.1
6.8k
6.8k
6.8k
220
220
220
0.1
0.1
0
100
0.1
10
16V
0.1
4.7k
0.1
100
16V
8200p
5.1k
330
0
5VM
5VD
HD
8V
D OUT
B2-4
B3-4
GND
DIG IN
OPT IN
SDT DAC
SCK DAC
CS DAC
DA MCLK
DA LRCK
DA DATA
DA CLK
AD MCLK
AD BCK
AD DATA
DIG IN
OPT IN
AD BCK
DA CLK
DA DATA
DA LRCK
CS DAC
SCK DAC
SDT DAC
AS PRG EN
FPGA CS
REC/AS CLK
AS CLK SEL
D DAC CS
D DOUT
D BCK
D LRCK
D DATA
D DATA
D LRCK
D BCK
FPGA CS
D DAC CS
AS CLK SEL
D DAC CLK
FPGA CLK
D DAC DATA
FPGA WD
D DOUT
AS PRG EN
AS DONE EN
AS DONE EN
DA MCLK
AD MCLK
REC/AS CLK
DUB SEL
DAC RST
LEVEL SEL
AD LRCK
AD LRCK
RW DATA
RW LRCK
RW CLK
F DOUT
F DOUT
FPGA AS
LEVEL SEL
DA XCK
DAC RST
REC SIO EN
REC CLK
RW DOUT
/ATA CS3
ATA A2
ATA A1
ATA A0
/ATA CS1
/ATA RD
/ATA WR
ROUT
DLRCK
DBCK
DUB TRK INC
DA RCS
DA RCLK
DA RDATA
DUB START
SRC RST
SRC CS
SRC DIN
FPGA AS
RXP
DUB SEL
DAC RST
DA XCK
RXP
SW LRCK
SW BCK
SW DATA
SRC CLK
SRC DATA
SRC INT
REC SIO EN
REC/AS RXD
REC TXD
SW LRCK
SW BCK
SW DATA
AD DATA
MCLK IN
RW DOUT
/HD 4
/HD 10
/HD 5
/HD 9
/HD 6
/HD 8
/HD 7
/HD 15
/HD 0
/HD 14
/HD 1
/HD 13
/HD 2
/HD 12
/HD 3
/HD 11
MCLK IN
RW DATA
RW LRCK
RW CLK
RW DOUT
CDR RST
MCK 33M
MCK 33M
CS1
CS1
FPGA WD
D DAC DATA
FPGA CLK
D DAC CLK
GND
GND
GND
GND
GND
LEVEL SEL
DAC RST
GND
DUB SEL
GND
SDT DAC
SCK DAC
CS DAC
F DOUT
DA MCLK
GND
GND
GND
GND
DA LRCK
DA DATA
DA CLK
AD MCLK
AD LRCK
AD BCK
AD DATA
FR DIG IN
OPT IN
DIG IN
PN501
GND
GND
GND
GND
GND
GND
REC SIO EN
FPGA AS
AS DONE
FPGA/DAC RXD
FPGA/DAC CLK
REC TXD
D DAC CS
REC/AS CLK
LEVEL SEL
AS CLK SEL
X/FPGA RST
FPGA CS
AS PRG EN
MCK 33M
D DOUT
D BCK
D LRCK
D DATA
DA XCK
DAC RST
DGND
M RESET
AGND
GND
AGND
DGND
3.3V
5VR
5VR
CE/FE
SELECT
CE/FE
SELECT
SRC
R5S2 0
R5S4 0
R5S3 0
IC504
IC503
IC502
8V
PN502
GND
REC/FLD RXD
PLL LATCH
R5Q1 100
1
5
10
15
20
25
30
1
5
10
15
20
25
30
1
8
INT
R5S1
0
TC4W53FU(TE12R)
TC4W53FU(TE12R)
CS8420-CSR