Sony MDX-C8500R, Service Manual

Page: 53 / 108

53
•
Pin No. Pin Name I/O Description
1 NC I Not used (fixed at “L”)
2 AMSIN I
Input terminal of whether a music is present or not is detected at auto music sensor
“L”: music is not present, “H”: music is present Not used (fixed at “L”)
3 AMSON O
Tape auto music sensor control signal output terminal
“L” is output to lower the gain for audio level at FF/REW mode Not used (open)
4 SA LAT O
Serial data latch pulse output for spectrum analyzer section to the liquid crystal display drive
controller (IC701)
5 ATT
O Audio line muting on/off control signal output terminal “H”: muting on
6 SYSRST O
System reset signal output to the MD mechanism controller (IC501), liquid crystal display drive
controller (IC701) and SONY bus interface (IC601) “L”: reset
7 F/R O
Tape detection signal output terminal “L”: reverse side, “H”: forward side Not used (open)
8 VCC —
Power supply terminal (+5V)
9 MTLIN I
Auto metal detection signal input terminal Not used (fixed at “L”)
10 T.ROM-SDA I/O Two-way data bus for tuner EEPROM with the FM/AM tuner unit (TUX201)
11
T.ROM-SCL O
Tuner EEPROM bus clock signal output to the FM/AM tuner unit (TUX201)
12 RX I
Input terminal at the flash memory data write mode
Front panel open/close detection signal input terminal
“L” is input when the front panel is closed
13 TX O
Output terminal at the flash memory data write mode
Display serial data output to the liquid crystal display driver (IC901)
14 BUS-ON
O
Bus on/off control signal output to the MD mechanism controller (IC501), liquid crystal display
drive controller (IC701) and SONY bus interface (IC601) “L”: bus on
15
BEEP O Beep sound drive signal output terminal
16 NC O
Not used (open)
17 UNISI
I Serial data input from the SONY bus interface (IC601)
18 UNISO
O Serial data output to the SONY bus interface (IC601)
19 UNICKO
O
Serial clock signal output to the MD mechanism controller (IC501), liquid crystal display drive
controller (IC701) and SONY bus interface (IC601)
20 IF-BW
I
Tuner wide/narrow select signal input terminal “L”: wide, “H”: narrow
Not used (fixed at “L”)
21 SW SHIFT
O Not used
22, 23 NC O
Not used (open)
24
SIRCS
I
Sircs remote control signal input from the remote control receiver (IC951)
25
DSPSI
I
Serial data input from the CXD2726Q (IC805)
26
DSPSO
O
Serial data output to the CXD2726Q (IC805)
27 DSPCKO O
Serial data transfer clock signal output to the CXD2726Q (IC805) and liquid crystal display drive
controller (IC701)
28
DSPPLL
O
PLL clock control signal output to the CXD2726Q (IC805)
At “L” is output: fixed at “L” is PLCLK (pin
ia
of IC805 CXD2726Q)
At “H” is output: PLL clock signal output to the PLCLK (pin
ia
of IC805 CXD2726Q)
29 DSPMST O
Bit clock (BCK) and L/R sampling (LRCK) signal master/slave mode selection signal output to
the CXD2726Q (IC805) “L”: master mode, “H”: slave mode
30 NC O Not used (open)
31 VOLATT
O
Pre amplifier muting on/off control signal output to the electrical volume (IC301)
“L”: muting on
32 TUMUTE O Muting on/off control signal output of the FM/AM tuner signal “L”: muting on
33 VSS — Ground terminal
34 C — Connected to coupling capacitor for the power supply Not used (open)
MAIN BOARD IC502 (MASTER CONTROLLER)
MB90574BPMT-G-263-BND (MDX-C8500X) MB90574BPMT-G-264-BND (MDX-C8500R)