Sony KDL-26V4000, Service Manual

Page: 17 / 60

- 16 -
DD CC BB O P EE FF Z
10
A B C D E F G H J I K L M N
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
11
10
11
22
21
22
R Q O P EE FF S T U V W X Y Z AA BB CC DD A B C D E F G H J I K L M N
12
13
14
15
16
17
18
19
20
21
20
18
19
17
15
16
14
12
13
Q R S T U V W X Y AA
~ BC1 Board Schematic Diagram [ Main Microcontroller, HDMI/AV Side/PC Input, Audio Processor, Scarts ] Page 1/14 ~
FE_CI1_VS1B
GND_1
R7128
10k
FE_CI1_INP
A
CKB
JL7105
FE_CI1_CD1B
R7142
XX
R7143
XX
TP7109
FB7111
X
X
GND_1
3.3V_MAIN
R7111
4 . 7 k
FE_PWMOUT
JL7102
TP7126
C7105
0 . 1
VDCLK,VDO[0-7]
TP7104
C7109
0 . 1
FB7108
XX
FE_MS_BS
FE_RXD1B
TP7107
JL7111
C7108
0 . 1
TV_DEM_SEL
FB7110
XX
FE_NAND_CLE
GND_1
TP7119
TP7124
TP7130
FE_CI1_RSTB
FB7112
XX
R7144
330
JL7122
R7129
47
GND_1
DIG_OSD_ST
A
TUS
JL7107
TP7123
3.3V_MAIN
JL7120
TP7108
R7145
680
GND_1
FE_NCI1_O
VR
FE_CI1_CE1B
C7124
0 . 1
C7110
0 . 1
R7136
XX
TP7121
TP7116
FE_M_SYNC
FE_FTV_CONFIG2
GND_1
R7104
100
FE_MS_CLK
FE_TXD0B
JL7119
FE_CVBS
FE_CI1_CD2B
GND_1
JL7103
TP7110
C7136
0 . 1
C7106
0 . 1
TP7103
FE_NAND_ALE
TP7113
E
5
E17
F
5
F
1
7
G
5
G
1
7
T17
U
5
U
6
U
1 7
E
8
E
9
E10
E11
E12
E13
E
6
E
7
E14
E15
E16
H
5
H
1
7
J
5
J
1
7
K
5
K
1
7
L
5
L17
M
5
N
5
P
5
P
1
7
R
5
T
5
U
7
U
8
U
9
U
1
0
U
1
4
U
1
5
U
1
6
R17 P21 R20 R21 T20 T21 U18 U19 U20 U21 AA3 Y4 W4 W3 V5 Y3 AA2 V15 AA1 W15 Y15 AA5 AA6 B5 C5 M19 L20 W19
AA19
N18 L21 Y8 AA8 Y7 AA7 P19 R18 N20 V18 P18 W18 T19 T18 N21 P20 R19 V9 W7 Y6 V8 W6 Y5 AA4 W5 V6 D20 F19 F18 E21 E19 H21 E20 M18 N19 E18 B17 C17 D17 D21 M20 K21 A17 C18 B21 A21 B20 A20 A19 B18 A18 G20 G19 G18 F21 D18 C21 C20 C19 K18 J21 J20 J19 H19 H18 G21 J18 F20 D19 B19 L19 L18 K20 K19 V21 V20 W21 W20 Y21 Y20
AA21
V19 Y19 V11 V12 W12
AA12 AA13
Y12 W13 Y11 Y13 W11 V14 W14 Y14
AA14
M
1
7
J
9
J
1
0
J
1
1
J
1
2
J
1
3
K
9
K10
K11
K12
K13
L
9
L
1
0
L
1
1
L
1
2
L
1
3
M
9
M
1
0
M
1
1
M
1 2
M
1 3
N
9
N10
N11
N12
N13
U11
U12
U13
V13
W
1 0
V10
A
A
1
0
Y
9
W
9
W
8
A
A
9
A16 B16 A15 B15 A14 B14 A13 B13 D13 C13 D14 C14 D15 C15 D16 C16 D12 A9 B9 D8 A8 B8 A7 B7 A6 B6 D6 C6 D7 C7 C8 D9 A11 A12 C11 C12 C9 D10 C10 D11 B10 A10 B11 B12 Y17
W17
V17
AA17 AA16
Y16
W16
V16
AA15
A1 B2 A2 B3 A3 C4 B4 A4 A5 D5 F4 N4 P2 G2 R2 G1 K3 V1 C1 Y1 P3 B1 E4 F2 H1 R1 R3 T1 T3 U1 D1 D2 C3 U2 R4 V2 W2 V4 C2 D4 E2 J1 G3 J4 K4 L2 M2 N2 L4 M4 J3 H3 M1 N1 K1 N3 T2 M3 L3 H4 G4 J2 H2 F1 E3 E1 D3 V3 K2 L1 P1 T4 W1 U3 U4
AA18
Y18 Y2 P4 F3
AA11
Y10 V7
M21
N17
AA20
H20
IC7100
DQ15
A16
DQ14
B16
DQ13
A15
DQ12
B15
DQ11
A14
DQ10
B14
DQ9
A13
DQ8
B13
DQ7
D13
DQ6
C13
DQ5
D14
DQ4
C14
DQ3
D15
DQ2
C15
DQ1
D16
DQ0
C16
D
ADD13
D12
D
ADD12
A9
D
ADD11
B9
D
ADD10
D8
D
ADD9
A8
D
ADD8
B8
D
ADD7
A7
D
ADD6
B7
D
ADD5
A6
D
ADD4
B6
D
ADD3
D6
D
ADD2
C6
D
ADD1
D7
D
ADD0
C7
DBA1
C8
DBA0
D9
UDQM
A11
UDQS
A12
LDQM
C11
LDQS
C12
DCSB
C9
DRASB
D10
DCASB
C10
D
WEB
D11
DCKE
B10
DCLK
A10
DCLKB
B11
D
VREF
B12
VDI_D7 / PPOR
T121
Y17
VDI_D6 / PPOR
T120
W17
VDI_D5 / PPOR
T119
V17
VDI_D4 / PPOR
T118
AA17
VDI_D3 / PPOR
T117
AA16
VDI_D2 / PPOR
T116
Y16
VDI_D1 / PPOR
T115
W16
VDI_D0 / PPOR
T114
V16
VDI_VCK / PPOR
T113
AA15
STP0_D
A
T7 / PPOR
T8
A1
STP0_D
A
T6 / PPOR
T7
B2
STP0_D
A
T5 / PPOR
T6
A2
STP0_D
A
T4 / PPOR
T5
B3
STP0_D
A
T3 / PPOR
T4
A3
STP0_D
A
T2 / PPOR
T3
C4
STP0_D
A
T1 / PPOR
T2
B4
STP0_D
A
T0 / PPOR
T1
A4
STP0_EN / PPOR
T9
A5
STP0_CLK / PPOR
T0
D5
REGB / PPOR
T34
F4
IO
WRB / PPOR
T31
N4
IORDB / PPOR
T30
P2
INP
A
CKB / PPOR
T33
G2
GPIO_VS1B / PPOR
T28
R2
GPIO_RESET / PPOR
T32
G1
GPIO_IREQB / PPOR
T24
K3
GPIO_CD1B / PPOR
T26
V1
GPIO_CD2B / PPOR
T35
C1
PCE1B(CE2B_2) / PPOR
T36
Y1
PCE0B(CE2B_1) / PPOR
T27
P3
IOSI16B / PPOR
T25
B1
STP1_STR
T / PPOR
T38
E4
STP1_EN / PPOR
T37
F2
STP1_CLK / PPOR
T29
H1
RD
A
T
A15 / STP1_D
A
T7 / BOO
T_NAND_SEL1
R1
RD
A
T
A14 / STP1_D
A
T6 / BOO
T_NAND_SEL0
R3
RD
A
T
A13 / STP1_D
A
T5 / BOO
TSEL1
T1
RD
A
T
A12 / STP1_D
A
T4 / BOO
TSEL0
T3
RD
A
T
A11 / STP1_D
A
T3 / MINIBOO
T
U1
RD
A
T
A10 / STP1_D
A
T2 / BWSEL
D1
RD
A
TA9 / STP1_D
A
T1 / R
OMBEND
D2
RD
A
T
A8 / STP1_D
A
T0 / MCLKSEL2
C3
RD
A
TA7 / MCLKSEL1
U2
RD
A
TA6 / MCLKSEL0
R4
RD
A
TA5 /
VRCLKSEL1
V2
RD
A
TA4 /
VRCLKSEL0
W2
R
D
ATA
3
V4
RD
A
TA2 / MRGMODE1
C2
RD
A
TA1 / MRGMODE0
D4
RD
A
TA0 / ENDIAN
E2
RADD25 / HSD7 / EJT
A
G_MODE
J1
RADD24 / HSD6 / DINT_EN
G3
RADD23 / HSD5 / DSYSELB
J4
RADD22 / HSD4 / PCI_MODE
K4
RADD21 / HSD3 / PCI_SIZE1
L2
RADD20 / HSD2 / PCI_SIZE0
M2
RADD19 / HSD1 / NAND_CS
N2
RADD18 / HSD0
L4
RADD17 / PKTSTR
T
M4
RADD16 / HSDE
J3
RADD15 / HSDCLK
H3
RADD14
M1
RADD13
N1
RADD12
K1
RADD11
N3
RADD10
T2
RADD9
M3
RADD8
L3
RADD7
H4
RADD6
G4
RADD5
J2
RADD4
H2
RADD3
F1
RADD2
E3
RADD1
E1
RADD0
D3
FCSB1
V3
FCSB0
K2
FWEB
L1
FOEB
P1
NSEB
T4
NRBB
W1
NCLE
U3
NALE
U4
GCSB3 / PPOR
T50
AA18
GCSB2 / PPOR
T49
Y18
GCSB1
Y2
GCSB0
P4
GRD
YB
F3
RSTSWB
AA11
RST
OUT
Y10
PWMOUT
V7
CLK27IN
M21
A
VDDP
N17
AGNDP
M17
GND
J9
GND
J10
GND
J11
GND
J12
GND
J13
GND K9
GND K10
GND K11
GND K12
GND
K13
GND
L9
GND
L10
GND
L11
GND
L12
GND
L13
GND
M9
GND
M10
GND
M11
GND
M12
GND M13
GND N9
GND N10
GND N11
GND
N12
GND
N13
AGNDV
U11
AGNDV
U12
AGNDV
U13
AGNDV
V13
TEST / GND
W10
NMI/EDINT V10
JTRST
AA10
JTMS
Y9
JTDO
W9
JTDI
W8
JTCK
AA9
VDD3_USB
R17
USBCLKI / PPOR
T105
P21
USB_DP1
R20
USB_DN1
R21
USB_DP0
T20
USB_DN0
T21
USB_PPON1 / PPOR
T109
U18
USB_OCI1 / PPOR
T108
U19
USB_PPON0 / PPOR
T107
U20
USB_OCI0 / PPOR
T106
U21
MSD
A
TA3 / PPOR
T127
AA3
MSD
A
TA2 / PPOR
T126
Y4
MSD
A
TA1 / PPOR
T132
W4
MSDIO/D
A
T
A0 / PPOR
T131
W3
MSDIR / PPOR
T128
V5
MSBS / PPOR
T130
Y3
MSCLK / PPOR
T129
AA2
TXD0B / CAP/COMP0 / PPOR
T110
V15
RXD0B / CAP/COMP3 / PPOR
T137
AA1
CTS0B / CAP/COMP1 / PPOR
T111
W15
R
TS0B / CAP/COMP2 / PPOR
T112
Y15
TXD1B
AA5
RXD1B
AA6
R
TS1B_B / STP0_STR
T / PPOR
T10
B5
CTS1B_B / STP0_ERRB / PPOR
T11
C5
DCD1B / PPOR
T55
M19
RI1B / PPOR
T54
L20
TXD2B / PPOR
T14
W19
RXD2B / PPOR
T13
AA19
TXD3B / PPOR
T53
N18
RXD3B / PPOR
T52
L21
SD
A1
Y8
SCL1
AA8
SD
A0
Y7
SCL0
AA7
SCKINOUT / PPOR
T46
P19
SDIN / PPOR
T44
R18
SDOUT / PPOR
T45
N20
IR_IN_1 / PPOR
T47
V18
IR_IN_0 / PPOR
T51
P18
IR_OUT / PPOR
T48
W18
SMRST0 / PPOR
T39
T19
CMD
VCC0 / RI0B / PPOR
T40
T18
OFF0 / DCD0B / PPOR
T41
N21
SMCLK0 / DTR0B / PPOR
T42
P20
SMD
A
T0 / DSR0B / PPOR
T43
R19
A
O1_D
A
T / PPOR
T125
V9
A
O1_LRCK / PPOR
T123
W7
A
O1_BCK / PPOR
T124
Y6
A
O1_MCK / PPOR
T122
V8
AO
0
_
D
A
T
W6
A
O0_LRCK
Y5
A
O0_BCK
AA4
A
O0_MCK
W5
AT
X
V6
P
AR / PPOR
T56
D20
FRAMEB / PPOR
T57
F19
IRD
YB / PPOR
T58
F18
TRD
YB / PPOR
T59
E21
ST
OPB / PPOR
T60
E19
IDSEL / PPOR
T61
H21
DEVSELB / PPOR
T62
E20
REQB0 / PPOR
T63
M18
GNTB0 / PPOR
T64
N19
PERRB / PPOR
T65
E18
VDOE_VCK_IN / AD1 / PPOR
T70
B17
VDOE_VVSB_IN / AD2 / PPOR
T71
C17
VDOE_VHSB_IN / AD3 / PPOR
T72
D17
VDOE_VCK / SERRB / PPOR
T66
D21
VDOE_VVSB_OUT / INT
AB / PPOR
T67
M20
VDOE_VHSB_OUT / PCICLK / PPOR
T68
K21
VDOE_FLD / AD0 / PPOR
T69
A17
VDOE_A7 / AD11 / PPOR
T80
C18
VDOE_A6 / AD10 / PPOR
T79
B21
VDOE_A5 / AD9 / PPOR
T78
A21
VDOE_A4 / AD8 / PPOR
T77
B20
VDOE_A3 / AD7 / PPOR
T76
A20
VDOE_A2 / AD6 / PPOR
T75
A19
VDOE_A1 / AD5 / PPOR
T74
B18
VDOE_A0 / AD4 / PPOR
T73
A18
VDOE_R7 / AD19 / PPOR
T88
G20
VDOE_R6 / AD18 / PPOR
T87
G19
VDOE_R5 / AD17 / PPOR
T86
G18
VDOE_R4 / AD16 / PPOR
T85
F21
VDOE_R3 / AD15 / PPOR
T84
D18
VDOE_R2 / AD14 / PPOR
T83
C21
VDOE_R1 / AD13 / PPOR
T82
C20
VDOE_R0 / AD12 / PPOR
T81
C19
VDOE_G7 / AD27 / PPOR
T96
K18
VDOE_G6 / AD26 / PPOR
T95
J21
VDOE_G5 / AD25 / PPOR
T94
J20
VDOE_G4 / AD24 / PPOR
T93
J19
VDOE_G3 / AD23 / PPOR
T92
H20
VDOE_G2 / AD22 / PPOR
T91
H19
VDOE_G1 / AD21 / PPOR
T90
H18
VDOE_G0 / AD20 / PPOR
T89
G21
VDOE_B7 / CBE3 / PPOR
T104
J18
VDOE_B6 / CBE2 / PPOR
T103
F20
VDOE_B5 / CBE1 / PPOR
T102
D19
VDOE_B4 / CBE0 / PPOR
T101
B19
VDOE_B3 / AD31 / PPOR
T100
L19
VDOE_B2 / AD30 / PPOR
T99
L18
VDOE_B1 / AD29 / PPOR
T98
K20
VDOE_B0 / AD28 / PPOR
T97
K19
VDO0_D7 / PPOR
T23
V21
VDO0_D6 / PPOR
T22
V20
VDO0_D5 / PPOR
T21
W21
VDO0_D4 / PPOR
T20
W20
VDO0_D3 / PPOR
T19
Y21
VDO0_D2 / PPOR
T18
Y20
VDO0_D1 / PPOR
T17
AA21
VDO0_D0 / PPOR
T16
AA20
VDO0_VCK / PPOR
T15
V19
VDO0_FLD / PPOR
T12
Y19
VA
R
V11
VA
G
V12
VA
B
W12
VA
Y
AA12
VA
C
AA13
V
A
CVBS
Y12
VREF1
W13
VREF0
Y11
RSET1
Y13
RSET0
W11
A
VDD
V
V14
A
VDD
V
W14
A
VDD
V
Y14
A
VDD
V
AA14
VDD3 E5
VDD3 E17
VDD3
F5
VDD3
F17
VDD3
G5
VDD3
G17
VDD3
T17
VDD3
U5
VDD3 U6
VDD3 U17
VDD2 E8
VDD2 E9
VDD2
E10
VDD2
E11
VDD2
E12
VDD2
E13
VDD1 E6
VDD1 E7
VDD1 E14
VDD1 E15
VDD1 E16
VDD1 H5
VDD1
H17
VDD1
J5
VDD1
J17
VDD1
K5
VDD1
K17
VDD1
L5
VDD1
L17
VDD1 M5
VDD1 N5
VDD1 P5
VDD1 P17
VDD1 R5
VDD1 T5
VDD1 U7
VDD1 U8
VDD1
U9
VDD1
U10
VDD1
U14
VDD1
U15
VDD1
U16
JL7110
C7137
0 . 1
3.3V_MAIN
TP7105
FE_NCI_EN
FB7105
0
u
H
FE_FCSB0
GND_1
TP7125
R7137
XX
FE_NAND_RBB
FB7107
0uH
R7112
4 . 7 k
C7125
0 . 1
FE_RXD0B
TP7115
FE_IO
WRB
RB7100
100
2
1
4
3
6
5
8
7
JL7117
R7126
47
FE_FTV_CONFIG0
FB7106
0
u
H
FE_MS_INS
C7104
0 . 1
FE_+1V5
FE_D
ADD[0-12]
FE_CI1_W
AITB
FE_TXD1B
TP7117
FB7104
0
u
H
FE_DQ[0-15]
C7112
XX
R7140
47
R7127
47
JL7114
C7123
0 . 1
3.3V_MAIN
TP7102
C7138
4.7
R7115
4
7
FE_+1V5
FE_DBA0,FE_DBA1,FE_DCASB
,FE_DCKE,FE_DCLK,FE_DCLKB
,FE_DCSB
,FE_DQM0,FE_DQM1,FE_DQS0,FE_DQS1,FE_DRASB
,FE
_D
VREF
,FE_D
WEB
FE_NDEMOD_RESET
FB7117
0uH
FE_REGB
SD
A_DIGIT
AL
TP7120
FE_CI1_PWR_EN
R7106
100
FE_FWEB
TP7106
JL7115
SD
A_EMMA
R7116
4
7
FE_RADD[0-11]
FE_CI1_IREQB
C7114
XX
TP7111
C7132
10p
R7138
XX
TP7112
FE_RADD[19-25]
TP7114
TP7127
RB7101
1
0
k
JL7113
3.3V_MAIN
FE_MS_D
A
T[0]
FE_JIG_MODE
FE_CI_TSD[0-7]
TP7122
FE_IORDB
C7128
0.1
C7145
0 . 1
TP7129
TP7128
JL7112 JL7116
C7116
XX
JL7121
FB7116
XX
FE_RD
A
T
A[0-7]
FE_M_CKOUT,FE_M_DATA[0-7],FE_M_VAL
FE_JTCK,FE_JTDI,FE_JTDO
,FE_JTMS
,FE_JTRST
,FE_NMI_EDINT
FE_NMASTER_RESET
JL7118
TP7100
JL7109
R7147
0
FB7115
XX
FE_ABCK,FE_ADO
,FE_ALRCK,FE_AMCK
FE_CI_TSCLK,FE_CI_TSSYNC
,FE_CI_TSV
AL
TP7101
3.3V_MAIN
C7126
0 . 1
SCL_DIGIT
AL
FE_CLK27M
FB7114
XX
FE_FOEB
C7107
0 . 1
TP7118
JL7101
R7148
470
C7135
4 . 7
R7141
200
FE_FTV_CONFIG1
FB7113
XX
SCL_EMMA
47
RB7103
2
1
4
3
6
5
8
7
FE_LNA_SWB
10k
RB7106
2
1
4
3
6
5
8
7
EMI
FL7100
1/16W
CHIP
5%
100
R7149
1/16W
CHIP
5%
100
R7150
1/16W
CHIP
5%
100
R7151
1/16W
CHIP
5%
100
R7152
1/16W
CHIP
5%
100
R7153
1/16W
CHIP
5%
100
R7154
1/16W
CHIP
5%
100
R7155
1/16W
CHIP
5%
100
R7156
1/16W
CHIP
5%
100
R7157
FB7109
X
X
1/16W
CHIP
5%
47
R7158
1/16W
C
H
IP 5%
47
R7159
1/16W
C
H
IP 5%
47
R7160
1/16W
C
H
IP
5%
47
R7161
1/16W
C
H
IP
5%
47
R7162
1/16W
C
H
IP
5%
47
R7163
1/16W
C
H
IP
5%
47
R7164 1/16W
C
H
IP
5%
47
R7165
1/16W
CHIP
5%
4
7
R7166 1/16W
CHIP
5%
4
7
R7167 1/16W
CHIP
5%
4
7
R7168
1/16W
CHIP
5%
4
7
R7169
EMI
FL7103
EMI
FL7105
GND_1
C7101
4 . 7
FE_+1V5
EMI
FL7104
GND_1
FE_+2V5
C7102
4.7
EMI
FL7101
GND_1
3.3V_MAIN
EMI
FL7102
FE_+2V5_DDR
XX
C7146
XX
C7147
XX
C7148
XX
C7149
C7100
XX
C7103
XX
C7118
10
16V
C7142
10
FE_RADD[3]
FE_DQ[8]
FE_CI_TSSYNC FE_RD
A
TA[3]
FE_DQS0 FE_D
ADD[3]
FE_RADD[2]
FE_M_D
A
T
A[3]
FE_DQ[5]
FE_RD
A
TA[2]
FE_DQ[7]
FE_DQS1
FE_AMCK
SIGN16378
FE_RADD[1]
FE_RD
A
TA[1]
FE_DQ[4]
FE_ADO
FE_DQ[6]
FE_RADD[0]
FE_D
ADD[2]
FE_RD
A
TA[0]
FE_ABCK
FE_DQ[3]
FE_DQM0
FE_M_D
A
T
A[7]
FE_RADD[25]
FE_NMI_EDINT
SIGN14950
FE_DQ[2]
FE_RADD[24]
FE_M_D
A
T
A[6]
FE_D
ADD[1]
FE_CI_TSCLK
FE_DCSB
FE_RADD[23]
FE_DQ[1]
FE_D
VREF
FE_M_D
A
T
A[5]
SIGN14954
FE_RADD[22]
FE_D
ADD[4]
FE_DQ[0]
FE_D
ADD[12]
FE_M_D
A
T
A[2]
FE_RADD[21]
FE_DRASB FE_D
ADD[0]
FE_RADD[20] FE_RADD[19]
SIGN14969
FE_D
ADD[11]
FE_DCLKB
FE_CI_TSD[5]
SIGN14971
SIGN14974
SIGN14976
FE_D
ADD[9]
SIGN14979
FE_CI_TSD[7]
SIGN14981
FE_DCASB FE_DCLK
FE_M_D
A
TA[0]
SIGN14984
SIGN14985
FE_JTCK
FE_CI_TSD[6]
FE_ALRCK
SIGN14987
FE_JTDI
FE_D
ADD[10]
FE_D
WEB
FE_CI_TSD[4]
SIGN14989
FE_CI_TSV
AL
FE_M_D
A
T
A[1]
FE_JTDO
FE_DQ[15]
SIGN14991
FE_CI_TSD[3]
FE_JTMS
FE_DCKE
SIGN14994
FE_RADD[11]
FE_DQ[14]
FE_JTRST
FE_D
ADD[8]
FE_CI_TSD[2]
FE_RADD[10]
FE_DQ[13]
FE_RADD[9]
FE_CI_TSD[1]
FE_DBA1
FE_M_V
AL
FE_DQ[12]
FE_D
ADD[6]
FE_RADD[8]
SIGN15011
FE_CI_TSD[0]
FE_RADD[7]
FE_DQ[11]
FE_D
ADD[7]
FE_RD
A
TA[7]
FE_DBA0
FE_RADD[6]
FE_RD
A
TA[6]
FE_DQ[10]
FE_RADD[5]
FE_RD
A
TA[5]
FE_DQM1
FE_DQ[9]
FE_D
ADD[5]
FE_RADD[4]
FE_RD
A
TA[4]
FE_M_D
A
T
A[4]
FE_M_CK
OUT
VDCLK VDO[7] VDO[6] VDO[5] VDO[4] VDO[3] VDO[2] VDO[1]
VDO[0]
THESE CAP
A
CIT
ORS
T
O BE PLA
CED UNDERNEA
TH BGA
CI2_VS1B
/ R
TS1B
THESE CAP
A
CIT
ORS
T
O BE PLA
CED UNDERNEA
TH BGA
RESERVED FOR HI_RES GRAPHICS
VDO_VHSB /
CI2_CE2B
U
CI2_CD1B
THIS CAP
A
CIT
OR
T
O BE
PLA
CED UNDERNEA
TH BGA
/ CTS1B
NOTE RESISTORS R7153..R7158 ARE 0.5% TOLERANCE
THIS CAP
A
CIT
OR
T
O BE
PLA
CED UNDERNEA
TH BGA
CI2_RSTB
THIS CAP
A
CIT
OR
T
O BE
PLA
CED UNDERNEA
TH BGA
DIFFERENTIAL P
AIR
OF CLOCK SIGNALS
Y
nCI2_TSEN
THESE CAP
A
CIT
ORS
T
O BE PLA
CED
UNDERNEA
TH BGA
NOTE SYMBOL
IS WRONG
CI2_IREQB
THESE CAP
A
CIT
ORS
T
O BE PLA
CED UNDERNEA
TH BGA
VDO_VVSB /
V
CI2_CD2B
R’S AND FB’S DOUBLE MACRO
BC1
1/14 MAIN MICROCONTROLLER, HDMI/AV SIDE/PC INPUT, AUDIO PROCESSOR, SCARTS
BC1 - SE2AG
COMPONENTS MARKED AS XX REFER TO PARTS LIST, WILL ONLY BE LISTED IF FITTED