![background image](http://html.mh-extra.com/html/sony/hcd-vz50md/hcd-vz50md_service-manual_1329759097.webp)
97
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 to 34
35
36 to 40
41
42
43
44
45
46
47
48
49
50, 51
52
53
• IC151 CXD2662R Digital Signal Processor, Digital Servo Signal Processor
(BD (MD) BOARD)
Function
Pin No.
Pin Name
I/O
MNT0 (FOK)
MNT1 (SHCK)
MNT2 (XBUSY)
MNT3 (SLOC)
SWDT
SCLK
XLAT
SRDT
SENS
XRST
SQSY
DQSY
RECP
XINT
TX
OSCI
OSCO
XTSL
DIN0
DIN1
DOUT
DADTI
LRCKI
XBCKI
ADDT
DADT
LRCK
XBCK
FS256
DVDD
A03 to A00
A10
A04 to A08
A11
DVSS
XOE
XCAS
A09
XRAS
XWE
D1
D0
D2, D3
MVCI
ASYO
O
O
O
O
I
I (S)
I (S)
O (3)
O (3)
I (S)
O
O
I
O
I
I
O
I
I
I
O
I
I
I
I
O
O
O
O
—
O
O
O
O
—
O
O
O
O
O
I/O
I/O
I/O
I (S)
O
FOK signal output to the system control (monitor output)
“H” is output when focus is on
Track jump detection signal output to the system control (monitor output)
Monitor 2 output to the system control (monitor output)
Monitor 3 output to the system control (monitor output)
Writing data signal input from the system control
Serial clock signal input from the system control
Serial latch signal input from the system control
Reading data signal output to the system control
Internal status (SENSE) output to the system control
Reset signal input from the system control
“L”: Reset
Subcode Q sync (SCOR) output to the system control
“L” is output every 13.3 msec. Almost all, “H” is output
Digital In U-bit CD format or MD format subcode Q sync (SCOR) output to the system
control
Laser power switching input from the system control
“H”: Recording, “L”: Playback
Interrupt status output to the system control
Recording data output enable input from the system control
System clock input (512Fs=22.5792 MHz)
System clock output (512Fs=22.5792 MHz) (Not used)
System clock frequency setting
“L”: 45.1584 MHz, “H”: 22.5792 MHz (Fixed at “H”)
Digital audio input (Optical input)
Digital audio input (Optical input)
Digital audio output (Optical output)
Serial data input
LR clock input
“H” : Lch, “L” : R ch
Serial data clock input
Data input from the A/D converter
Data output to the D/A converter
LR clock output for the A/D and D/A converter (44.1 kHz)
Bit clock output to the A/D and D/A converter (2.8224 MHz)
11.2896 MHz clock output (Not used)
+3V power supply (Digital)
DRAM address output
DRAM address output (Not used)
DRAM address output
DRAM address output (Not used)
Ground (Digital)
Output enable output for DRAM
CAS signal output for DRAM
Address output for DRAM
RAS signal output for DRAM
Write enable signal output for DRAM
Data input/output for DRAM
Clock input from an external VCO (Fixed at “L”)
Playback EFM duplex signal output
* I (S) stands for Schmidt input, I (A) for analog input, O (3) for 3-state output, and O (A) for analog output in the column I/O
Summary of Contents for HCD-VZ50MD
Page 8: ...8 BD CD board BD CD BOARD To repair the BD CD board remove the bottom plate Bottom view ...
Page 57: ...HCD VZ50MD 57 57 7 4 SCHEMATIC DIAGRAM DECK SECTION E Page 64 TO MAIN BOARD 16 ...
Page 64: ...HCD VZ50MD 64 64 7 11 SCHEMATIC DIAGRAM MAIN 1 4 SECTION ...
Page 65: ...HCD VZ50MD 65 65 7 12 SCHEMATIC DIAGRAM MAIN 2 4 SECTION See page 89 for IC Block Diagrams ...
Page 67: ...HCD VZ50MD 67 67 7 14 SCHEMATIC DIAGRAM MAIN 4 4 SECTION See page 89 for IC Block Diagrams ...
Page 71: ...HCD VZ50MD 71 71 7 18 SCHEMATIC DIAGRAM DIGITAL 2 2 SECTION See page 92 for IC Block Diagrams ...
Page 73: ...HCD VZ50MD 73 73 7 20 SCHEMATIC DIAGRAM AMP SECTION ...
Page 77: ...HCD VZ50MD 77 77 7 24 SCHEMATIC DIAGRAM SWITCH SECTION ...
Page 83: ...HCD VZ50MD 83 83 7 32 SCHEMATIC DIAGRAM POWER SUPPLY SECTION ...