![background image](http://html.mh-extra.com/html/sony/hcd-v8900/hcd-v8900_service-manual_420894060.webp)
– 96 –
7-35. IC PIN FUNCTIONS
• IC101 DIGITAL SIGNAL PROCESSOR (CXD2545Q)/BD board
Pin Name
SRON
SRDR
SFON
TFDR
TRON
TRDR
TFON
FFDR
FRON
FRDR
FFON
VCOO
VCOI
TEST
DV
SS
TES2
TES3
PDO
VPCO
VCKI
AVD2
IGEN
AVS2
ADIO
RFC
RFDC
TE
SE
FE
VC
FILO
FILI
ASYE
PSSL
WDCK
LRCK
DATA
BCLK
64DATA
64BCLK
64LRCK
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
42
43
44
45
46
47
48
49
50
I/O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
–
I
I
O
O
I
–
I
–
I
O
I
I
I
I
I
O
I
I
–
I
I
I
–
–
I
I
O
O
O
O
O
O
O
Function
Sled drive output (Not used)
Sled drive output
Sled drive output (Not used)
Tracking drive output
Tracking drive output (Not used)
Tracking drive output
Tracking drive output (Not used)
Focus drive output
Focus drive output (Not used)
Focus drive output
Focus drive output (Not used)
VCO output for analog EFM (Eight to Fourteen Modulation) PLL (Not used)
VCO input from analog EFM (Eight to Fourteen Modulation) PLL (Ground)
TEST pin connected normally to ground
Digital ground
TEST pin connected normally to ground
TEST pin connected normally to ground
Charge-pump output for analog EFM (Eight to Fourteen Modulation) PLL (Not used)
Charge-pump output for variable pitch PLL (Not used)
Clock input from variable pitch external VCO (Ground)
Analog power supply
Power supply pin for operational amplifiers
Analog ground
(Not used)
(Not used)
RF signal input
Tracking error signal input
Sled error signal input
Focus error signal input
Center voltage input pin
Filter output for master PLL
Filter input for master PLL
Charge-pump output for master PLL
Control voltage input for master VCO
Analog ground
EFM (Eight to Fourteen Modulation) signal input
Asymmetry circuit constant current input
Asymmetry comparate voltage input
EFM (Eight to Fourteen Modulation) full swing output
Analog power supply
Digital power supply
Asymmetry circuit ON/OFF
Audio data output mode selection input
48-bit slot D/A interface. word clock.
48-bit slot D/A interface. LR clock.
DA 16 output when PSSL=1. 48-bit slot serial data when PSSL=0
DA 15 output when PSSL=1. 48-bit slot data when PSSL=0
DA 14 output when PSSL=1. 64-bit slot data when PSSL=0 (Not used)
DA 13 output when PSSL=1. 64-bit slot data when PSSL=0 (Not used)
DA 12 output when PSSL=1. 64-bit slot data when PSSL=0 (Not used)
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299